 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TP3404V/63SN датащи(PDF) 3 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TP3404V/63SN датащи(HTML) 3 Page - Texas Instruments |
|
|
3 / 19 page  NRND TP3404 www.ti.com SNOS703 – DECEMBER 2004 ELECTRICAL CHARACTERISTICS (continued) Unless otherwise specified, limits printed in BOLD characters are specified for VCCA = VCCD = 5V ±5%, TA = 0°C to +70°C. Typical characteristics are specified at VDDA = VDDD = 5.0V, TA = 25°C. All signals are referenced to GND, which is the common of GNDA and GNDD Symbol Parameter Conditions Min Typ Max Units DIGITAL INTERFACE TIMING fBCLK BCLK Frequency 4.096 4.1 MHz tWBH, Clock Pulse Width High Measured from VIH to VIH 70 ns tWBL and Low for BCLK Measured from VIL to VIL 70 tRB, Rise Time and Fall Time Measured from VIL to VIH 15 ns tFB of BCLK Measured from VIH to VIL 15 tHBM BCLK Transition to MCLK High or Low −30 30 ns tSFC Set up Time, FS Valid to BCLK Invalid 20 4 ns tHCF Hold Time, BCLK Low to FS Invalid 40 30 ns tSBC Setup Time, BI Valid to BCLK Invalid 30 11 ns tHCB Hold Time, BCLK Valid to BI Invalid 40 7 ns tSDC Setup Time, DI Valid to BCLK Low 30 ns tHCD Hold Time, BCLK Low to DI Invalid 40 ns tDCB Delay Time, BCLK High to BO Valid Load = 2 LSTTL + 100 pF 80 ns tDCBZ Delay Time, BCLK Low to BO High-Z 80 120 ns tDCD Delay Time, BCLK High to DO valid Load = 2 LSTTL + 100 pF 80 ns tDCZ Delay Time, BCLK Low to DO High Impedance 40 120 ns tDCT Delay Time, BCLK High to TSB Low 120 ns tZBT Disable Time, BCLK Low to TSB High-Z 120 ns MICROWIRE CONTROL INTERFACE TIMING fCCLK Frequency of CCLK 2.1 MHz tCH Period of CCLK High Measured from VIH to VIH 150 ns tCL Period of CCLK Low Measured from VIL to VIL 150 ns tSSC Setup Time, CS Low to CCLK High 50 ns tHCS Hold Time, CCLK High to CS Transition 40 ns tSIC Setup Time, CI Valid to CCLK High 50 ns tHCI Hold Time, CCLK High to CI Invalid 20 ns tDCO Delay Time, CCLK Low to CO Valid 80 ns tDSOZ Delay Time, CS High to CO High-Z 80 ns tDCIZ Delay Time, CCLK to INT High-Z 100 ns Copyright © 2004, Texas Instruments Incorporated Submit Documentation Feedback 3 Product Folder Links: TP3404 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
