поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCP19116 датащи(PDF) 75 Page - Microchip Technology

номер детали MCP19116
подробное описание детали  Digitally Enhanced Power Analog Synchronous Low-Side PWM Controller with Improved 8k Word Core
PDF  246 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP19116 датащи(HTML) 75 Page - Microchip Technology

Back Button MCP19116 Datasheet HTML 71Page - Microchip Technology MCP19116 Datasheet HTML 72Page - Microchip Technology MCP19116 Datasheet HTML 73Page - Microchip Technology MCP19116 Datasheet HTML 74Page - Microchip Technology MCP19116 Datasheet HTML 75Page - Microchip Technology MCP19116 Datasheet HTML 76Page - Microchip Technology MCP19116 Datasheet HTML 77Page - Microchip Technology MCP19116 Datasheet HTML 78Page - Microchip Technology MCP19116 Datasheet HTML 79Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 246 page
background image
 2015-2016 Microchip Technology Inc.
DS20005479B-page 75
MCP19116/7
FIGURE 10-2: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)
10.4.2
SYNCHRONOUS MASTER
RECEIVE MODE
Synchronous Master Receive mode works similarly to
Asynchronous Receive mode, see Section 10.3.2
“Asynchronous Receive Mode”. In Synchronous
Receive mode, reception is enabled by setting either
enable bit SREN (RCSTA<5>) or enable bit CREN
(RCSTA<4>).
Data
is
sampled
on
the
GPB7/RX/DT/CCD pin on the falling edge of the clock.
If enable bit SREN is set, then only a single word is
received. If enable bit CREN is set, the reception is
continuous until CREN is cleared. If both bits are set,
CREN takes precedence.
When setting up a Synchronous Master Reception:
1.
Initialize the SPBRG register for the appropriate
baud rate.
2.
Enable the synchronous master serial port by
setting bits SYNC, SPEN and CSRC.
3.
CREN and SREN bits are clear.
4.
If interrupts are desired, then set enable bit
RCIE.
5.
If 9-bit reception is desired, then set bit RX9.
6.
If a single reception is required, set bit SREN.
For continuous reception, set bit CREN.
7.
Interrupt flag bit RCIF is set when reception is
complete and an interrupt is generated if enable
bit RCIE was set.
8.
Read the RCSTA register to get the ninth bit (if
enabled) and determine if any error occurred
during reception.
9.
Read the 8-bit received data by reading the
RCREG register.
10. If any error occurred, clear the error by clearing
bit CREN.
11. If using interrupts, ensure that GIE and PEIE
(bits 7 and 6) of the INTCON register are set.
DT pin
CK pin
Write to
TXREG Reg
TXIF bit
TRMT bit
bit0
bit1
bit2
bitn
bit7/8
TXEN bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com