| поискавой системы для электроныых деталей |
|
LP3954RL/NOPB датащи(PDF) 35 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP3954RL/NOPB датащи(HTML) 35 Page - Texas Instruments |
|
35 / 60 page ![]() ack from slave msb Chip Address lsb ack from slave w msb Register Add lsb rs r msb DATA lsb stop ack from slave ack from master repeated start data from slave start Id = 54h w ack addr = h00 ack rs r ack Address 00h data ack stop msb Chip Address lsb Id = 54h start SCL SDA start msb Chip Address lsb w ack msb Register Add lsb ack msb DATA lsb ack stop ack from slave ack from slave ack from slave SCL SDA start Id = 54h w ack addr = 02h ack ack address 02h data stop ADR6 Bit7 ADR5 bit6 ADR4 bit5 ADR3 bit4 ADR2 bit3 ADR1 bit2 ADR0 bit1 R/W bit0 MSB LSB I 2 C SLAVE address (chip address) LP3954 www.ti.com SNVS340D – JUNE 2005 – REVISED MARCH 2013 Transferring Data Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received. After the START condition, the I2C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LP3954 address is 54h or 55H as selected with SI pin. For the eighth bit, a “0” indicates a WRITE and a “1” indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register. Figure 39. I2C Chip Address Register changes take an effect at the SCL rising edge during the last ACK from slave. w = write (SDA = “0”) r = read (SDA = “1”) ack = acknowledge (SDA pulled down by either master or slave) rs = repeated start id = 7-bit chip address, 54h (SI=0) or 55h (SI=1) for LP3954. Figure 40. I2C Write Cycle When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform. Figure 41. I2C Read Cycle Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 35 Product Folder Links: LP3954 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |