LM95071 datasheet(4/20 Pages) TI1

4 / 20 page

LM95071, LM95071-Q1

SNIS137D – AUGUST 2004 – REVISED SEPTEMBER 2013

www.ti.com

SERIAL BUS DIGITAL SWITCHING CHARACTERISTICS

Unless otherwise noted, these specifications apply for VDD = 2.4V to 5.5V

(1); C

L (load capacitance) on output lines = 100 pF

unless otherwise specified. Boldface limits apply for TA = TJ = TMIN to TMAX; all other limits TA = TJ = +25°C, unless

otherwise noted.

Test

Unit

Symbol

Parameter

Typical(2)

Limits(3)

Conditions

(Limit)

SC (Clock) Period

0.16

µs (min)

(max)

CS Low to SC (Clock) High Set-Up Time

100

ns (min)

CS Low to Data Out (SO) Delay

ns (max)

SC (Clock) Low to Data Out (SO) Delay

ns (max)

CS High to Data Out (SO) TRI-STATE

200

ns (max)

SC (Clock) High to Data In (SI) Hold Time

ns (min)

Data In (SI) Set-Up Time to SC (Clock) High

ns (min)

SC (Clock) High to CS High Hold Time

ns (min)

(1)

The LM95071/LM95071-Q1 will operate properly over the VDD supply voltage range of 2.4V to 5.5V.

(2)

Typicals are at TA = 25°C and represent most likely parametric norm.

(3)

Limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).

Figure 2. Data Output Timing Diagram

Figure 3. TRI-STATE Data Output Timing Diagram

Submit Documentation Feedback

Product Folder Links: LM95071 LM95071-Q1

LM95071 датащи(PDF) 4 Page - Texas Instruments

LM95071 датащи(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

датащи скачать

ссылки URL