LPC2104 datasheet(7/32 Pages) PHILIPS

7 / 32 page

Philips Semiconductors

LPC2104/2105/2106

Single-chip 32-bit microcontrollers

Product data

Rev. 04 — 05 February 2004

7 of 32

9397 750 12792

I/O

P0.23 — Port 0 bit 23.

PIPESTAT0 — Pipeline Status, bit 0. Standard I/O port with internal pull-up.

I/O

P0.24 — Port 0 bit 24.

PIPESTAT1 — Pipeline Status, bit 1. Standard I/O port with internal pull-up.

I/O

P0.25 — Port 0 bit 25.

PIPESTAT2 — Pipeline Status, bit 2. Standard I/O port with internal pull-up.

I/O

P0.26 — Port 0 bit 26.

TRACESYNC — Trace Synchronization Standard I/O port with internal

pull-up.

I/O

P0.27 — Port 0 bit 27.

TRACEPKT0 — Trace Packet, bit 0. Standard I/O port with internal pull-up.

TRST — Test Reset for JTAG interface, secondary JTAG pin group.

I/O

P0.28 — Port 0 bit 28.

TRACEPKT1 — Trace Packet, bit 1. Standard I/O port with internal pull-up.

TMS — Test Mode Select for JTAG interface, secondary JTAG pin group

I/O

P0.29 — Port 0 bit 29.

TRACEPKT2 — Trace Packet, bit 2. Standard I/O port with internal pull-up.

TCK — Test Clock for JTAG interface, secondary JTAG pin group.

I/O

P0.30 — Port 0 bit 30.

TRACEPKT3 — Trace Packet, bit 3. Standard I/O port with internal pull-up.

TDI — Test Data In for JTAG interface, secondary JTAG pin group.

I/O

P0.31 — Port 0 bit 31.

EXTIN0 — External Trigger Input. Standard I/O port with internal pull-up.

TDO — Test Data out for JTAG interface, secondary JTAG pin group.

RTCK

I/O

Returned Test Clock output: Extra signal added to the JTAG port. Assists

debugger synchronization when processor frequency varies. Also used

during debug mode entry to select primary or secondary JTAG pins with the

48-pin package. Bi-directional pin with internal pull-up.

DBGSEL

Debug Select: When LOW, the part operates normally. When HIGH, debug

mode is entered. Input pin with internal pull-down.

RST

External Reset input: A LOW on this pin resets the device, causing I/O ports

and peripherals to take on their default states, and processor execution to

begin at address 0.

Input to the oscillator circuit and internal clock generator circuits.

Output from the oscillator ampliﬁer.

VSS1 - VSS4

7, 19, 31, 43

Ground: 0 V reference.

VDD1.8

1.8 V Core Power Supply: This is the power supply voltage for internal

circuitry.

VDD3

17, 40

3.3 V Pad Power Supply: This is the power supply voltage for the I/O ports.

4, 20, 25, 42

Not Connected: These pins are not connected in the 48 pin package.

Table 3:

Pin description…continued

Symbol

Type

Description

LPC2104 датащи(PDF) 7 Page - NXP Semiconductors

LPC2104 датащи(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL