 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
LM3549 датащи(PDF) 4 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LM3549 датащи(HTML) 4 Page - Texas Instruments |
|
|
4 / 25 page  LM3549 SNVS640A – AUGUST 2010 – REVISED MAY 2013 www.ti.com Electrical Characteristics (1) (2) (continued) Limits in standard type face are for TA = 25°C. Limits in boldface type apply over the full operating ambient temperature range ( −30°C ≤ TA ≤ +85°C). Unless otherwise noted, specifications apply to Figure 1 with: VIN = 3.6V, CIN = 10 µF, COUT = 4.7µF and L1 = 2.2 µH. (3) Parameter Test Conditions Min Typ Max Units Drivers (R_OUT, G_OUT, B_OUT) IOUT MIN Minimum output current 97 107 118 mA IOUT MAX Maximum output current 690 705 720 mA ILIM Current limit 15 % ROUT Driver on resistance IOUT = 500 mA 0.2 Ω Driver System Characteristics IOUT Current accuracy After settling, 500 mA (ISET = 276h) −6 ±1 +6 % tr Current rise time 50 µs tf Current fall time 50 µs ISTEP Current step 0.64 mA Buck or Boost Converter Positive current limit range Programmable 500 2000 mA Positive current limit accuracy Set to 1000 mA -20 +20 % Negative current limit range Programmable 550 2200 mA Negative current limit Set to 550 mA -20 +20 % accuracy VOUT MAX Maximum output voltage 4.6 V fSW Switching frequency 2.25 2.4 2.55 MHz rDSON P1S P1 on resistance in buck 100 m Ω mode (small) rDSON P1L P1 on resistance in boost 55 m Ω mode (large) rDSON N1 N1 on resistance 160 m Ω rDSON N3 N3 on resistance in buck VOUT = 0.8V 70 m Ω mode rDSON P2 P2 on resistance in boost VOUT = 3.6V 65 m Ω mode rDSON N2 N2 on resistance 150 m Ω PWM Input (Global brightness control) fPWM PWM frequency 7-bit resolution 4 20 kHz 8-bit resolution 4 10 9-bit resolution 4 5 tTO Timeout For PWM zero 260 300 340 µs tON Minimum on time 1 µs tOFF Minimum off time 1 µs Logic Input EN VIL Logic input low level 0.5 V VIH Logic input high level 1.2 V Logic Inputs SDA, SCL, R_EN, G_EN, B_EN, PWM VIL Logic input low level VEN = 1.65 to VDD 0.2* VEN V VIH Logic input high level VEN = 1.65 to VDD 0.8* VEN V Logic Outputs SDA, FAULT VOL Output low level IOUT = 3 mA 0.5 V 4 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM3549 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
