LM3204 datasheet(4/24 Pages) TI1

4 / 24 page

LM3204

SNVS351C – JUNE 2005 – REVISED APRIL 2013

www.ti.com

ELECTRICAL CHARACTERISTICS

(1) (2)

Limits in standard typeface are for TA = TJ = 25°C. Limits in boldface type apply over the full operating ambient temperature

range (

−30°C ≤ TA = TJ ≤ +85°C). Unless otherwise noted, specifications apply to the LM3204 with: PVIN = VDD = EN = 3.6V,

BYP = 0V.

Symbol

Parameter

Conditions

Min

Typ

Max

Units

VIN

Input Voltage Range (3)

PVIN = VDD = VIN

2.7

5.5

VFB, MIN

Feedback Voltage at

VCON = 0.267V, VIN = 3.6V

0.75

0.800

0.85

Minimum Setting

VFB, MAX

Feedback Voltage at

VCON = 1.20V, VIN = 4.2V

3.528

3.600

3.672

Maximum Setting

OVP

Over-Voltage Protection

(4)

330

400

Threshold

VBYPASS−

Auto Bypass Detection

(5)

160

250

320

Negative Threshold

VBYPASS+

Auto Bypass Detection

(5)

350

450

540

Positive Threshold

ISHDN

Shutdown Supply

EN = SW = BYPOUT = VCON = FB = 0V

0.1

µA

Current (6)

IQ_PWM

DC Bias Current into

VCON = 0.267V, FB = 2V, BYPOUT = 0V, No-Load

720

800

µA

VDD

IQ_BYP

BYP = 3.6V, VCON = 0.5V, No-Load

720

800

µA

RDSON (P)

Pin-Pin Resistance for

ISW = 500mA

320

450

Ω

PFET

RDSON (N)

Pin-Pin Resistance for

ISW = - 200mA

310

450

Ω

N-FET

RDSON

Pin-Pin Resistance for

IBYPOUT = 500mA

120

Ω

(BYP)

Bypass FET

ILIM-PFET

Switch Current Limit

(7)

700

820

940

ILIM-BYP

Bypass FET Current

(8)

800

1000

1200

Limit

FOSC

Internal Oscillator

1.7

2.2

MHz

Frequency

VIH

Logic High Input

1.20

Threshold for EN, BYP

VIL

Logic Low Input

0.4

Threshold for EN, BYP

IPIN

Pin Pull Down Current

EN, BYP = 3.6V

µA

for EN, BYP

Gain

VCON to VOUT Gain

V/V

ICON

VCON Input Leakage

VCON = 1.2V

Current

(1)

All voltages are with respect to the potential at the GND pins.

(2)

Min and Max limits are specified by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the most

likely norm.

(3)

The LM3204 is designed for mobile phone applications where turn-on after power-up is controlled by the system controller and where

requirements for a small package size overrule increased die size for internal Under Voltage Lock-Out (UVLO) circuitry. Thus, it should

be kept in shutdown by holding the EN pin low until the input voltage exceeds 2.7V.

(4)

Over-Voltage protection (OVP) threshold is the voltage above the nominal VOUT where the OVP comparator turns off the PFET switch

while in PWM mode.

(5)

VIN is compared to the programmed output voltage (VOUT). When VIN–VOUT falls below VBYPASS− for longer than TBYP the Bypass FET

turns on and the switching FETs turn off. This is called the Bypass mode. The device comes out of Bypass mode when VIN–VOUT

exceeds VBYPASS

+ for longer than T

BYP, and PWM mode returns. The hysteresis for the bypass detection threshold VBYPASS

+ –

VBYPASS− will always be positive and will be approximately 200mV (typ.).

(6)

Shutdown current includes leakage current of PFET and Bypass FET.

(7)

Electrical Characteristics table reflects open loop data (FB=0V and current drawn from SW pin ramped up until cycle by cycle current

limit is activated). Refer to Typical Performance Characteristics (Open/Closed Loop Current Limit vs Temperature (PWM Mode) curve)

for closed loop data and its variation with regards to supply voltage and temperature. Closed loop current limit is the peak inductor

current measured in the application circuit by increasing output current until output voltage drops by 10%.

(8)

Bypass FET current limit is defined as the load current at which the FB voltage is 1V lower than VIN.

Submit Documentation Feedback

Product Folder Links: LM3204

LM3204 датащи(PDF) 4 Page - Texas Instruments

LM3204 датащи(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

датащи скачать

ссылки URL