ATMEGA88 datasheet(49/349 Pages) ATMEL

49 / 349 page

ATmega48/88/168

2545D–AVR–07/04

Watchdog Timer Control

• Bit 7 - WDIF: Watchdog Interrupt Flag

This bit is set when a time-out occurs in the Watchdog Timer and the Watchdog Timer is

configured for interrupt. WDIF is cleared by hardware when executing the corresponding

interrupt handling vector. Alternatively, WDIF is cleared by writing a logic one to the flag.

When the I-bit in SREG and WDIE are set, the Watchdog Time-out Interrupt is

executed.

• Bit 6 - WDIE: Watchdog Interrupt Enable

When this bit is written to one and the I-bit in the Status Register is set, the Watchdog

Interrupt is enabled. If WDE is cleared in combination with this setting, the Watchdog

Timer is in Interrupt Mode, and the corresponding interrupt is executed if time-out in the

Watchdog Timer occurs.

If WDE is set, the Watchdog Timer is in Interrupt and System Reset Mode. The first

time-out in the Watchdog Timer will set WDIF. Executing the corresponding interrupt

vector will clear WDIE and WDIF automatically by hardware (the Watchdog goes to Sys-

tem Reset Mode). This is useful for keeping the Watchdog Timer security while using

the interrupt. To stay in Interrupt and System Reset Mode, WDIE must be set after each

interrupt. This should however not be done within the interrupt service routine itself, as

this might compromise the safety-function of the Watchdog System Reset mode. If the

interrupt is not executed before the next time-out, a System Reset will be applied.

• Bit 4 - WDCE: Watchdog Change Enable

This bit is used in timed sequences for changing WDE and prescaler bits. To clear the

WDE bit, and/or change the prescaler bits, WDCE must be set.

Once written to one, hardware will clear WDCE after four clock cycles.

• Bit 3 - WDE: Watchdog System Reset Enable

WDE is overridden by WDRF in MCUSR. This means that WDE is always set when

WDRF is set. To clear WDE, WDRF must be cleared first. This feature ensures multiple

resets during conditions causing failure, and a safe start-up after the failure.

• Bit 5, 2..0 - WDP3..0: Watchdog Timer Prescaler 3, 2, 1 and 0

The WDP3..0 bits determine the Watchdog Timer prescaling when the Watchdog Timer

is running. The different prescaling values and their corresponding time-out periods are

shown in Table 25 on page 50.

Bit

7654

321

WDIF

WDIE

WDP3

WDCE

WDE

WDP2

WDP1

WDP0

WDTCSR

Read/Write

R/W

Initial Value

0000

Table 24. Watchdog Timer Configuration

WDTON

WDE

WDIE

Mode

Action on Time-out

Stopped

None

Interrupt Mode

Interrupt

System Reset Mode

Reset

Interrupt and System

Reset Mode

Interrupt, then go to

System Reset Mode

Reset

ATMEGA88 датащи(PDF) 49 Page - ATMEL Corporation

ATMEGA88 датащи(HTML) 49 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL