TDA9116 datasheet(16/47 Pages) STMICROELECTRONICS

16 / 47 page

TDA9116

16/47

7.8 - DC/DC CONTROLLER SECTION

VCC = 12V, Tamb = 25°C

Note 35: A current sink is provided by the BComp output while BOut is disabled:

Note 36: Internal reference related to VRefO. The same values to be found on pin BRegIn, while regulation loop is

stabilized.

Note 37: Only applies to configuration specified in "Test conditions" column, i.e. synchronization of BOut “Off-to-On”

edge with horizontal flyback signal. Refer to chapter "DC/DC controller" for more details.

Note 38: tinh is about 300ns regardless of the H frequency

Symbol

Parameter

Test Conditions

Value

Units

Min.

Typ.

Max.

RB+FB

Ext. resistance applied between

BComp

output and BRegIn input

Ω

AOLG

Open loop gain of error amplifier

on BRegIn input

Low frequency(18)

100

fUGBW

Unity gain bandwidth of error am-

plifier on BRegIn input

(18)

6MHz

IRI

Bias current delivered by regula-

tion input BRegIn

-0.2

µA

IBComp

Output current capability of BComp

output.

HBOutEn = "Enable"

HBOutEn = "Disable" (35)

-0.5

0.5

2.0

ABISense

Voltage gain on BISense input

VThrBIsCurr

Threshold voltage on BISense input

corresponding to current limitation

TBD

2.1

IBISense

Input current sourced by BISense input

-1

µA

tBOn

Conduction time of the power transistor (38)

TH -tinh

IBOut

Output current capability of BOut

output

010

VBOSat

Saturation voltage of the internal output

transistor on BOut

IBOut=10mA

0.25

VBReg

Regulation reference for BRegIn

voltage(36)

VRefO=8V

BREF (Sad03):

x0000000b

x1000000b

x1111111b

3.8

4.9

6.0

tBTrigDel /TH

Delay of BOut “Off-to-On” edge after

middle of flyback pulse, as part of TH

(37)

BOutPh = "0"

TDA9116 датащи(PDF) 16 Page - STMicroelectronics

TDA9116 датащи(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

датащи скачать

ссылки URL