 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
RM41L232 датащи(PDF) 52 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
RM41L232 датащи(HTML) 52 Page - Texas Instruments |
|
|
52 / 108 page  EVEN Address TCM BUS ODD Address TCM BUS 64 Bit data bus 64 Bit data bus Upper 32 bits data & 4 ECC bits Lower 32 bits data & 4 ECC bits 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM Upper 32 bits data & 4 ECC bits Lower 32 bits data & 4 ECC bits 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM TCRAM Interface 1 PMT I/F VBUSP I/F Cortex-R4 B0 TCM B1 TCM TCRAM Interface 2 PMT I/F VBUSP I/F RM41L232 SPNS240A – OCTOBER 2014 – REVISED JUNE 2015 www.ti.com 6.12 Tightly Coupled RAM Interface Module Figure 6-10 illustrates the connection of the Tightly Coupled RAM (TCRAM) to the Cortex-R4 CPU. Figure 6-10. TCRAM Block Diagram 6.12.1 Features The features of the Tightly Coupled RAM (TCRAM) module are: • Acts as slave to the BTCM interface of the Cortex-R4 CPU • Supports CPU's internal ECC scheme by providing 64-bit data and 8-bit ECC code • Monitors CPU Event Bus and generates single-bit or multibit error interrupts • Stores addresses for single-bit and multibit errors • Provides CPU address bus integrity checking by supporting parity checking on the address bus • Performs redundant address decoding for the RAM bank chip select and ECC select generation logic • Provides enhanced safety for the RAM addressing by implementing two 36-bit wide byte-interleaved RAM banks and generating independent RAM access control signals to the two banks • Supports auto-initialization of the RAM banks along with the ECC bits • No support for bit-wise RAM accesses 6.12.2 TCRAMW ECC Support The TCRAMW passes on the ECC code for each data read by the Cortex-R4 CPU from the RAM. It also stores the CPU's ECC port contents in the ECC RAM when the CPU does a write to the RAM. The TCRAMW monitors the CPU's event bus and provides registers for indicating single-bit and multibit errors and also for identifying the address that caused the single-bit or multibit error. The event signaling and the ECC checking for the RAM accesses must be enabled inside the CPU. For more information see the device Technical Reference Manual. 6.13 Parity Protection for Accesses to peripheral RAMs Accesses to some peripheral RAMs are protected by odd/even parity checking. During a read access the parity is calculated based on the data read from the peripheral RAM and compared with the good parity value stored in the parity RAM for that peripheral. If any word fails the parity check, the module generates a parity error signal that is mapped to the Error Signaling Module. The module also captures the peripheral RAM address that caused the parity error. 52 System Information and Electrical Specifications Copyright © 2014–2015, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: RM41L232 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
