| поискавой системы для электроныых деталей |
|
L9959S датащи(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9959S датащи(HTML) 27 Page - STMicroelectronics |
|
27 / 43 page ![]() DocID023416 Rev 6 27/43 L9959S, L9959T Application information 4.3 VS-undervoltage VS is monitored for under-voltage. If VS goes below the VS-undervoltage threshold, the outputs are switched to tristate after the time tFUV. 4.4 Inverse current at VS An inverse current of maximum 5 A, which decreases during a period of max 250 ms out of the device at VS does not lead to any destruction. After the exposure to such an inverse current the device returns to the specified functionality. 4.5 /ABE pin /ABE (Ability/Enable) is a bidirectional pin, with an open-drain output. In normal operating condition, this pin is pulled up by an external resistor. If /ABE is set to low, the outputs enter tristate mode. /ABE can be used to switch off the outputs quickly by an external signal. It is especially possible to connect the /ABE pins of several devices together, so all of them can be disabled in case one detects an error, which is flagged by the /ABE-pin. 4.6 VDD-monitor VDD is monitored for under- and over-voltage referenced to GNDABE. If VDD goes below VDD_THL or above VDD_THH, /ABE is pulled to low and the outputs enter tristate mode after the time tFIL_OFF. The VDD-monitoring state is stored into the status and control register (STACON_REG). If VDD increases above VDD_THL, /ABE is pulled to high after the filter time tFIL_ON. The SPI remains functional as long as VDD is above the power-on reset threshold. The behavior of the pin /ABE and the output stages after VDD goes below VDD_THH from VDD-overvoltage is determined by bit CONFIG 0 in the status and configuration register (STATCON): CONFIG0 = 1: /ABE is latched and the outputs remain in tristate CONFIG0 = 0: /ABE goes to inactive and the output stages are enabled after the filtering time tFIL_ON. 4.7 VDD-monitor test VDD-Monitor blocks can be tested in the application via SPI. During this test, the output stages are still switched off in case of over- and under-voltage. Upper threshold The over-voltage threshold can be reduced using the configuration registers 1 and 2 (CONFIG1 and CONFIG2) in the status and control register (STACON_REG) to VTEST_THH (see TTable 34: Status and configuration register (STATCON_REG)). Since VTEST_THH is below the normal VDD voltage, the status bit STATUS0 shows a VDD overvoltage. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |