поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CY7C024AV датащи(PDF) 9 Page - Cypress Semiconductor

номер детали CY7C024AV
подробное описание детали  3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CYPRESS [Cypress Semiconductor]
домашняя страница  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C024AV датащи(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C024AV Datasheet HTML 5Page - Cypress Semiconductor CY7C024AV Datasheet HTML 6Page - Cypress Semiconductor CY7C024AV Datasheet HTML 7Page - Cypress Semiconductor CY7C024AV Datasheet HTML 8Page - Cypress Semiconductor CY7C024AV Datasheet HTML 9Page - Cypress Semiconductor CY7C024AV Datasheet HTML 10Page - Cypress Semiconductor CY7C024AV Datasheet HTML 11Page - Cypress Semiconductor CY7C024AV Datasheet HTML 12Page - Cypress Semiconductor CY7C024AV Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
CY7C024AV/025AV/026AV
CY7C0241AV/0251AV/036AV
Document #: 38-06052 Rev. *E
Page 9 of 19
AC Test Loads and Waveforms
3.0V
GND
90%
90%
10%
3ns
3 ns
10%
ALL INPUT PULSES
(a) Normal Load (Load 1)
R1 = 590
3.3V
OUTPUT
R2 = 435
C= 30 pF
VTH =1.4V
OUTPUT
C= 30pF
(b) Thévenin Equivalent (Load 1)
(c) Three-State Delay (Load 2)
R1 = 590
R2 = 435
3.3V
OUTPUT
C= 5pF
RTH = 250Ω
including scope and jig)
(Used for tLZ, tHZ, tHZWE, and tLZWE
Switching Characteristics Over the Operating Range [18]
Parameter
Description
CY7C024AV/025AV/026AV
CY7C0241AV/0251AV/036AV
Unit
-20
-25
Min.
Max.
Min.
Max.
Read Cycle
tRC
Read Cycle Time
20
25
ns
tAA
Address to Data Valid
20
25
ns
tOHA
Output Hold From Address Change
3
3
ns
tACE
[19]
CE LOW to Data Valid
20
25
ns
tDOE
OE LOW to Data Valid
12
13
ns
tLZOE
[20, 21, 22]
OE Low to Low Z
3
3
ns
tHZOE
[20, 21, 22]
OE HIGH to High Z
12
15
ns
tLZCE
[20, 21, 22]
CE LOW to Low Z
3
3
ns
tHZCE
[20, 21, 22]
CE HIGH to High Z
12
15
ns
tPU
[22]
CE LOW to Power-Up
0
0
ns
tPD
[22]
CE HIGH to Power-Down
20
25
ns
tABE
[19]
Byte Enable Access Time
20
25
ns
Write Cycle
tWC
Write Cycle Time
20
25
ns
tSCE
[19]
CE LOW to Write End
15
20
ns
tAW
Address Valid to Write End
15
20
ns
tHA
Address Hold From Write End
0
0
ns
tSA
[19]
Address Set-up to Write Start
0
0
ns
tPWE
Write Pulse Width
15
20
ns
tSD
Data Set-up to Write End
15
15
ns
Notes:
18. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOI/IOH and 30-pF load capacitance.
19. To access RAM, CE=L, UB=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire tSCE time.
20. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE.
21. Test conditions used are Load 3.
22. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing
with Busy waveform.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com