ATmega16 datasheet(140/315 Pages) ATMEL

140 / 315 page

140

ATmega16(L)

2466E–AVR–10/02

Note:

1. The baud rate is defined to be the transfer rate in bit per second (bps).

BAUD Baud rate (in bits per second, bps)

fOSC

System Oscillator clock frequency

UBRR Contents of the UBRRH and UBRRL Registers, (0 - 4095)

Some examples of UBRR values for some system clock frequencies are found in Table

68 (see page 162).

Double Speed Operation

(U2X)

The transfer rate can be doubled by setting the U2X bit in UCSRA. Setting this bit only

has effect for the asynchronous operation. Set this bit to zero when using synchronous

operation.

Setting this bit will reduce the divisor of the baud rate divider from 16 to 8, effectively

doubling the transfer rate for asynchronous communication. Note however that the

receiver will in this case only use half the number of samples (reduced from 16 to 8) for

data sampling and clock recovery, and therefore a more accurate baud rate setting and

system clock are required when this mode is used. For the Transmitter, there are no

downsides.

External Clock

External clocking is used by the synchronous slave modes of operation. The description

in this section refers to Figure 70 for details.

External clock input from the XCK pin is sampled by a synchronization register to mini-

mize the chance of meta-stability. The output from the synchronization register must

then pass through an edge detector before it can be used by the Transmitter and

receiver. This process introduces a two CPU clock period delay and therefore the maxi-

mum external XCK clock frequency is limited by the following equation:

Note that f

osc depends on the stability of the system clock source. It is therefore recom-

mended to add some margin to avoid possible loss of data due to frequency variations.

Synchronous Clock Operation When Synchronous mode is used (UMSEL = 1), the XCK pin will be used as either clock

input (Slave) or clock output (Master). The dependency between the clock edges and

data sampling or data change is the same. The basic principle is that data input (on

RxD) is sampled at the opposite XCK clock edge of the edge the data output (TxD) is

changed.

Table 60. Equations for Calculating Baud Rate Register Setting

Operating Mode

Equation for Calculating

Baud Rate

(1)

Equation for

Calculating UBRR

Value

Asynchronous Normal Mode

(U2X = 0)

Asynchronous Double Speed Mode

(U2X = 1)

Synchronous Master Mode

BAUD

OSC

16 UBRR

()

---------------------------------------

UBRR

OS C

16BAUD

------------------------

–

BAUD

OSC

8 UBRR

()

-----------------------------------

UBRR

OSC

8BAUD

--------------------

–

BAUD

OSC

2 UBRR

()

-----------------------------------

UBRR

OSC

2BAUD

--------------------

–

XCK

OSC

-----------

ATMEGA16 датащи(PDF) 140 Page - ATMEL Corporation

ATMEGA16 датащи(HTML) 140 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL