поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SM5166AV датащи(PDF) 7 Page - Nippon Precision Circuits Inc

номер детали SM5166AV
подробное описание детали  PLL Synthesizer IC
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NPC [Nippon Precision Circuits Inc]
домашняя страница  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM5166AV датащи(HTML) 7 Page - Nippon Precision Circuits Inc

Back Button SM5166AV Datasheet HTML 3Page - Nippon Precision Circuits Inc SM5166AV Datasheet HTML 4Page - Nippon Precision Circuits Inc SM5166AV Datasheet HTML 5Page - Nippon Precision Circuits Inc SM5166AV Datasheet HTML 6Page - Nippon Precision Circuits Inc SM5166AV Datasheet HTML 7Page - Nippon Precision Circuits Inc SM5166AV Datasheet HTML 8Page - Nippon Precision Circuits Inc SM5166AV Datasheet HTML 9Page - Nippon Precision Circuits Inc SM5166AV Datasheet HTML 10Page - Nippon Precision Circuits Inc SM5166AV Datasheet HTML 11Page - Nippon Precision Circuits Inc  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
SM5166AV
NIPPON PRECISION CIRCUITS—7
Reference counter frequency divider setting
Input data example
If the VCO output (fVCO) is trebled, the crystal
frequency is 12.8 MHz and the channel bandwidth
(fCH: comparator frequency (fR) × 3) is 25 kHz, then
the reference frequency divider ratio R is given by:
Therefore, the reference counter count is 192
(00011000000)2. The input data format is shown in
figure 5.
Figure 3. Swallow counter and main counter frequency divider data example
Input
Data
12
345
678
9
10 11 12 13 14 15 16 17
MSB
LSB
22
222
222
22
222
222
10
9
876
543
21
043
210
Main counter
(11-bit : 32 to 2047)
Swallow counter
(5-bit : 0 to 31)
Latch selection bit : Set to "0"
00
100
111
01
000
100
0
Figure 4. Reference counter data and LD output setting format
DATA
12
345
678
9
10
11 12 13
14 15 16
17
MSB
LSB
22
222
222
22
222
12
11
10
98
765
43
210
(Reference counter 13-bit : 5 to 8191)
Latch selection bit : Set to "1"
Test bits : (15, 16) = (0, 0) for normal operation
LD output setting bit∗
: Normal operation when 1,
LOW-level output when 0.
NR
Xtal
f
CH
-----------
Xtal
f
R
3
×
---------------
12.8
0.025 3
--------------------
1536
8
192
×
==
=
=
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com