SM5166AV datasheet(4/11 Pages) NPC

4 / 11 page

SM5166AV

NIPPON PRECISION CIRCUITS—4

DATA, CLK, and LE timing

OPR, CLK, DATA, LE HIGH-level input

voltage

VIH

1.5

–

FIN LOW-level input current

IIL1

VIL = 0 V

––

µA

XIN LOW-level input current

IIL2

––

µA

FIN HIGH-level input current

IIH1

VIH = VDD1

––

µA

XIN HIGH-level input current

IIH2

––

µA

DO, DB LOW-level output current

IOL

Note 4.

1.0

–

DO, DB HIGH-level output current

IOH

Note 5.

1.0

–

Tristate output high-impedance leakage

current

IOZL

VOL = 0 V

–

100

IOZH

VOH = VDD2

–

100

DATA

→ CLK setup time

tSU1

See the timing diagrams.

2––

µs

CLK

→ LE setup time

tSU2

2––

µs

Hold time

2––

µs

1. VDD1 = 0.95 to 1.05 V, VDD2 = 2.7 to 3.3 V, fFIN = 90 MHz (300 mVp-p sine wave), fXIN = 14.4 MHz (300 mVp-p sine wave), OPR = HIGH, no output

load

2. VDD1 = 1.00 to 1.05 V, VDD2 = 2.7 to 3.3 V, fFIN = 100 MHz (300 mVp-p sine wave), fXIN = 14.4 MHz (300 mVp-p sine wave), OPR = HIGH, no output

load

3. VDD1 = 0 V, VDD2 = 2.7 to 3.3 V, OPR = LOW, no input/output load (i.e. CLK = DATA = LE = 0 V)

4. DO and DB outputs are derived from the VDD2 supply.VDD2 = 2.7 to 3.3 V, VOL = 0.4 V

5. DO and DB outputs are derived from the VDD2 supply.VDD2 = 2.7 to 3.3 V, VOH = VDD2 − 0.4V

Parameter

Symbol

Condition

Rating

Unit

min

typ

max

VIH

tSU1

tSU2

VIH

DATA

CLK

SM5166AV датащи(PDF) 4 Page - Nippon Precision Circuits Inc

SM5166AV датащи(HTML) 4 Page - Nippon Precision Circuits Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11

датащи скачать

ссылки URL