UCD3138128 datasheet(63/80 Pages) TI

63 / 80 page

3 A – QB1

( DPWM1 C)

3 B – QT1

( DPWM 2 C)

Controlled by DPWM1 Blanking register

Blank B Begin

Blank B End

Period Start

Period End

Even 5

Even 6

Even 5

Even 6

Controlled by DPWM2 Blanking register

Blank B Begin

Blank B End

UCD3138128, UCD3138A64

www.ti.com

SLUSBZ8A – JUNE 2014 – REVISED SEPTEMBER 2014

Since these signals are really being used as events in the timer, the #defines are called EV5 and EV6. Here are

the statements which initialize them:

// Setup waveform for DPWM-C (re-using blanking B regs)

Dpwm2Regs.DPWMBLKBBEG.all = PWM2_EV5 + (4 *16);

Dpwm2Regs.DPWMBLKBEND.all = PWM2_EV6;

Figure 41. Blank B Timing Information

The statements for DPWM1 are the same. Remember that DPWMC reuses the Blank B registers for timing

information.

10.2.2.5 Dynamic Signals to Bridge

DPWM0 and 1 are set at normal mode. PCMC triggering signal (fault) chops DPWM0A and 1A cycle by cycle.

The corresponding DPWM0B and 1B are used for synchronous rectifier MOSFET control. The same PCMC

triggering signal is applied to DPWM2 and DPWM3. Both of these are set to normal mode as well. DPWM2 and

3 are chopped and their edges are used to generate the next two dynamic signals to the bridge. They are

generated using the Edge Generator Module in DPWM2. The Edge Generator sources are DPWM2 and

DPWM3. The edges used are:

DPWM2A turned on by a rising edge on DPWM2BF

DPWM2A turned off by a falling edge on DPWM3AF

DPWM2B turned on by a rising edge on DPWM3BF

DPWM2B turned off by a falling edge on DPWM2AF

Submit Documentation Feedback

Product Folder Links: UCD3138128 UCD3138A64

UCD3138128 датащи(PDF) 63 Page - Texas Instruments