IR3840WM datasheet(29/34 Pages) IRF

29 / 34 page

Rev 12.0

PD-97657

IR3840WMPbF

Layout Considerations

The layout is very important when designing high

frequency switching converters. Layout will affect

noise pickup and can cause a good design to

perform with less than expected results.

Make all the connections for the power

components in the top layer with wide, copper

filled areas or polygons. In general, it is desirable

to make proper use of power planes and

polygons

for

power distribution and heat

dissipation.

The inductor, output capacitors and the IR3840W

should be as close to each other as possible.

This helps to reduce the EMI radiated by the

power traces due to the high switching currents

through them. Place the input capacitor directly at

the Vin pin of IR3840W.

The feedback part of the system should be kept

away from the inductor and other noise sources.

The critical

bypass components such as

capacitors for Vcc should be close to their

respective pins. It is important to place the

feedback

components

including

feedback

resistors and compensation components close to

Fb and Comp pins.

PGnd

Vin

AGnd

Vout

PGnd

Vin

AGnd

Vout

The connection between the OCSet resistor and

the Sw pin should not share any trace with the

connection between the bootstrap capacitor and

the Sw pin. Instead, it is recommended to use a

Kelvin connection of the trace from the OCSet

resistor and the trace from the bootstrap

capacitor at the Sw pin.

In a multilayer PCB use one layer as a power

ground plane and have a control circuit ground

(analog ground), to which all signals are

referenced. The goal is to localize the high

current path to a separate loop that does not

interfere with the more sensitive analog control

function. These two grounds must be connected

together on the PC board layout at a single point.

The Power QFN is a thermally enhanced

package. Based on thermal performance it is

recommended to use at least a 4-layers PCB. To

effectively remove heat from the device the

exposed pad should be connected to the ground

plane using vias. Figure 26 illustrates the

implementation of the layout guidelines outlined

above, on the IRDC3840W 4 layer demoboard.

PGnd

Vin

AGnd

Vout

All bypass caps

should be placed as

close as possible to

their connecting

pins.

Resistors Rt and

Rocset should be

placed as close as

possible to their pins.

Enough copper &

minimum length

ground path between

Input and Output

PGnd

Vin

AGnd

Vout

Compensation parts

should be placed as close

as possible to

the Comp pin.

Fig. 26a. IRDC3840W demoboard layout

considerations – Top Layer

IR3840WM датащи(PDF) 29 Page - International Rectifier

IR3840WM датащи(HTML) 29 Page - International Rectifier

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

датащи скачать

ссылки URL