поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC2000 датащи(PDF) 37 Page - Linear Technology

номер детали LTC2000
подробное описание детали  16-/14-/11-Bit 2.5Gsps DACs
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC2000 датащи(HTML) 37 Page - Linear Technology

Back Button LTC2000_15 Datasheet HTML 33Page - Linear Technology LTC2000_15 Datasheet HTML 34Page - Linear Technology LTC2000_15 Datasheet HTML 35Page - Linear Technology LTC2000_15 Datasheet HTML 36Page - Linear Technology LTC2000_15 Datasheet HTML 37Page - Linear Technology LTC2000_15 Datasheet HTML 38Page - Linear Technology LTC2000_15 Datasheet HTML 39Page - Linear Technology LTC2000_15 Datasheet HTML 40Page - Linear Technology LTC2000_15 Datasheet HTML 41Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 52 page
background image
LTC2000
37
2000f
For more information www.linear.com/LTC2000
applications inFormation
are synchronized the mismatch in the DAC output timing
will be limited to 30ps.
Once all the DAC sample clocks and LVDS data clocks are
aligned, determine whether any DACs are being updated
onecyclelate(suchasDACXinFigure15a)bydetermining
whether DCKIP/N is arriving at the DACs within the same
CKP/N clock cycle. To do this in dual-port mode, first use
the phase comparator outputs SYNC_PH and Table 12
to determine the delay from the DCKIP/N rising edge to
the next CKP/N rising edge for each DAC (measured in
sample clock cycles).
Recall that the DCKIP/N timing mismatch must be kept
below 0.4 cycles of the sample clock. If DCKIP/N ar-
rives at both DACs within the same sample clock cycle,
the difference in DCKIP/N to CKP/N delays indicated by
SYNC_PH will equal the actual DCKIP/N timing mismatch,
and thus will be less than 0.4 cycles. If DCKIP/N arrives
at the DACs within different cycles, as in Figure 15a, the
difference in the delays indicated by SYNC_PH will equal
1 cycle minus the actual DCKIP/N timing mismatch, and
thus will be greater than 0.4 cycles. Thus if the difference
between the delays indicated by SYNC_PH is greater than
CKP/N
DAC X
LTC2000
DCKIP/N
LVDS DATA
LVDS CLK
MATCHED
DELAYS
MATCHED
DELAYS
DAP/N
DBP/N
CKP/N
DAC Y
LTC2000
DCKIP/N
2000 F14
LVDS DATA
LVDS CLK
DAP/N
DBP/N
CLOCK
SOURCE
FPGA
DAP/N[15:0]
N
N+2
N+4
N+6
N+8
N+10
DBP/N[15:0]
DAC X
DCKIP/N
DAC X
IOUTP/N
DAC X
IOUTP/N
(ADJUSTED)
DAC Y
IOUTP/N
DAC Y
DCKIP/N
CKP/N
N+1
N+3
0.9
CYCLES
0.1 CYCLES
10 CYCLES
N
2000 F15a
N+5
N+7
N+9
N+11
N
N+1
N
N+1
9 CYCLES
10 CYCLES
Figure 14. System with Multiple LTC2000 DACs Synchronized
Figure 15a. Sample Waveforms — Synchronizing Multiple LTC2000s in Dual Port Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com