поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC1409CSW датащи(PDF) 7 Page - Linear Technology

номер детали LTC1409CSW
подробное описание детали  12-Bit, 800ksps Sampling A/D Converter with Shutdown
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC1409CSW датащи(HTML) 7 Page - Linear Technology

Back Button LTC1409CSW Datasheet HTML 3Page - Linear Technology LTC1409CSW Datasheet HTML 4Page - Linear Technology LTC1409CSW Datasheet HTML 5Page - Linear Technology LTC1409CSW Datasheet HTML 6Page - Linear Technology LTC1409CSW Datasheet HTML 7Page - Linear Technology LTC1409CSW Datasheet HTML 8Page - Linear Technology LTC1409CSW Datasheet HTML 9Page - Linear Technology LTC1409CSW Datasheet HTML 10Page - Linear Technology LTC1409CSW Datasheet HTML 11Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
7
LTC1409
PI FU CTIO S
CONVST (Pin 23): Conversion Start Signal. This active
low signal starts a conversion on its falling edge.
CS (Pin 24): Chip Select. The input must be low for the
ADC to recognize CONVST and RD inputs.
BUSY (Pin 25): The BUSY output shows the converter
status. It is low when a conversion is in progress. Data
valid on the rising edge of BUSY.
VSS (Pin 26): – 5V Negative Supply. Bypass to AGND
using 10
µF tantalum in parallel 0.1µF or 10µF ceramic.
OVDD (Pin 27): Positive Supply for Output Drivers. For
5V logic, short to Pin 28. For 3V logic, short to supply
of the logic being driven.
AVDD (Pin 28): 5V Positive Supply. Bypass to AGND
10
µF tantalum in parallel with 0.1µF or 10µF ceramic.
Load Circuits for Bus Relinquish Time
Load Circuits for Access Timing
1k
100pF
100pF
DBN
DBN
1k
5V
LTC1409 • TC02
1k
CL
CL
DBN
DBN
1k
5V
LTC1409 • TC01
(a) Hi-Z to VOH
and VOL to VOH
(b) Hi-Z to VOL
and VOH to VOL
(a) VOH to Hi-Z
(b) VOL to Hi-Z
FU CTIO AL BLOCK DIAGRA
12-BIT CAPACITIVE DAC
COMP
REF AMP
2.5V REF
4k
REFCOMP
(4.06V)
CSAMPLE
CSAMPLE
D11
D0
BUSY
CONTROL LOGIC
CS
CONVST
RD
SHDN
INTERNAL
CLOCK
NAP/SLP
ZEROING SWITCHES
OVDD
OGND
AVDD
+AIN
–AIN
VREF
AGND
DGND
12
LTC1409 • BD
+
SUCCESSIVE APPROXIMATION
REGISTER
OUTPUT LATCHES
TEST CIRCUITS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com