поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC1279CSW датащи(PDF) 8 Page - Linear Technology

номер детали LTC1279CSW
подробное описание детали  12-Bit, 600ksps Sampling A/D Converter with Shutdown
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC1279CSW датащи(HTML) 8 Page - Linear Technology

Back Button LTC1279CSW Datasheet HTML 4Page - Linear Technology LTC1279CSW Datasheet HTML 5Page - Linear Technology LTC1279CSW Datasheet HTML 6Page - Linear Technology LTC1279CSW Datasheet HTML 7Page - Linear Technology LTC1279CSW Datasheet HTML 8Page - Linear Technology LTC1279CSW Datasheet HTML 9Page - Linear Technology LTC1279CSW Datasheet HTML 10Page - Linear Technology LTC1279CSW Datasheet HTML 11Page - Linear Technology LTC1279CSW Datasheet HTML 12Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
8
LTC1279
TEST CIRCUITS
Load Circuits for Output Float Delay
Load Circuits for Access Timing
3k
CL
DBN
DGND
A) HIGH-Z TO VOH (t8)
AND VOL TO VOH (t6)
CL
DBN
3k
5V
B) HIGH-Z TO VOL (t8)
AND VOH TO VOL (t6)
DGND
1279 TC01
3k
10pF
DBN
DGND
A) VOH TO HIGH-Z
10pF
DBN
3k
5V
B) VOL TO HIGH-Z
DGND
1279 TC02
CS to RD Setup Timing
SHDN to CONVST Wake-Up Timing
CS to CONVST Setup Timing
TI I G DIAGRA S
APPLICATIONS INFORMATION
CONVERSION DETAILS
The LTC1279 uses a successive approximation algorithm
and an internal sample-and-hold circuit to convert an
analog signal to a 12-bit parallel output. The ADC is
complete with a precision reference and an internal clock.
The control logic provides easy interface to microproces-
sors and DSPs. (Please refer to the Digital Interface
section for the data format.)
Conversion start is controlled by the CS and CONVST
inputs. At the start of conversion the successive approxi-
mation register (SAR) is reset. Once a conversion cycle
has begun it cannot be restarted.
During conversion, the internal 12-bit capacitive DAC
output is sequenced by the SAR from the most significant
bit (MSB) to the least significant bit (LSB). Referring to
Figure 1, the AIN input connects to the sample-and-hold
capacitor during the acquire phase, and the comparator
offset is nulled by the feedback switch. In this acquire
phase, a minimum delay of 160ns will provide enough
VDAC
1279 F01
+
CDAC
DAC
SAMPLE
HOLD
CSAMPLE
S
A
R
12-BIT
LATCH
COMPAR-
ATOR
SAMPLE
SI
AIN
Figure 1. AIN Input
t3
SHDN
CONVST
1279 TD03
t1
CS
RD
1279 TD01
t2
CS
CONVST
1279 TD02
time for the sample-and-hold capacitor to acquire the
analog signal. During the convert phase, the comparator
feedback switch opens, putting the comparator into the
compare mode. The input switch switches CSAMPLE to
ground, injecting the analog input charge onto the sum-
ming junction. This input charge is successively com-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com