UPD64 datasheet(60/68 Pages) NEC

60 / 68 page

µPD63, 63A, 64

Item

µPD63

µPD63A

µPD64

µPD6134

µPD6600A

ROM capacity

512

× 10 bits

768

× 10 bits 1002 × 10 bits

1002

× 10 bits

512

× 10 bits

RAM capacity

× 4 bits

× 5 bits

Stack

1 level (multiplexed with RF of RAM)

3 levels

(multiplexed with RAM)

Key matrix

× 6 = 48 keys

× 4 = 32 keys

S0 (S-IN) input

Read by P01 register (with function to release standby mode)

Read by left shift

instruction

S1/LED (S-OUT)

I/O (with function to release standby mode)

Output

Clock frequency

Ceramic oscillation

• fX = 2.4 to 8 MHz

• fX = 300 kHz to 1 MHz • fX = 400 to 500 kHz

• fX = 2.4 to 4 MHz (with POC circuit)

• fX = 300 to 500 kHz

(with POC circuit)

Timer

Clock

fX/64, fX/128

fX/8, fX/16

fX/8

Count start

Writing count value

and P1 register value

Carrier

Frequency

• fX/8, fX/64, fX/96 (timer clock: fX/64)

• fX, fX/8, fX/12

• fX/8, fX/12

• fX/16, fX/128, fX/192 (timer clock: fX/128)

(timer clock: fX/8)

• No carrier

• fX/2, fX/16, fX/24

(timer clock: fX/16)

• No carrier

Output start

Synchronized with timer

Not synchronized

with timer

Instruction execution time

µs (fX = 8 MHz)

µs (fX = 1 MHz)

µs (fX = 500 kHz)

Relative branch instruction

None

Provided

Left shift instruction

None

Provided

“MOV Rn, @RO” instruction

n = 1 to F

n = 0 to F

Standby mode

HALT mode for timer only.

HALT/STOP mode

(HALT instruction)

STOP mode for only releasing KI

set by P1 register

(KI/O high-level output or KI/O0 high-level output)

value

Relation between HALT

HALT instruction not executed when F = 1

HALT instruction

instruction execution and

executed regardless

status flag (F)

of status of F

Reset function by charging/

None

Provided

discharging capacitor

POC circuit

Mask option

Provided (low-voltage

Low level output to RESET pin on detection

detection circuit)

Low level output to

S-OUT pin on detection

Mask option

POC circuit only

• Pull-down resistor

(Circuits other than POC circuit are set by software.)

• Variable duty

• Hang-up detection

Supply voltage

• VDD = 1.8 to 3.6 V

VDD = 2.2 to 3.6 V

• VDD = 2.2 to 3.6 V (with POC circuit)

Operating temperature

• TA = –40 to +85

°CTA = –20 to +70 °C

• TA = –20 to +70

°C (with POC circuit)

Package

20-pin plastic SOP

• 20-pin plastic 20-pin plastic SOP

• 20-pin plastic SOC

SOP

• 20-pin plastic shrink

• 20-pin plastic

DIP

SSOP

One-time PROM model

µPD6P4B

µPD61P34B

µPD61P24

APPENDIX B. FUNCTIONAL COMPARISON BETWEEN

µPD63 SUBSERIES AND OTHER

SUBSERIES

UPD64 датащи(PDF) 60 Page - NEC

UPD64 датащи(HTML) 60 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

датащи скачать

ссылки URL