DD28F032SA datasheet(27/49 Pages) INTEL

27 / 49 page

DD28F032SA

6.5 DC Characteristics (Continued)

VCC = 5.0V ± 0.5V, 5.0V ± 0.25V, TA = 0°C to +70°C

3/5# Pin Set Low for 5.0V Operations

Symbol

Parameter

Notes

Min

Typ

Max

Units

Test Conditions

ICCE

VCC Block Erase

Current

1,7

Block Erase in Progress

ICCES

VCC Erase Suspend

Current

1,2,6,7

CE0#, CEX# = VIH

Block Erase Suspended

IPPS

VPP Standby/

± 2

± 20

µA

VPP

≤ VCC

IPPR

Read Current

130

400

µA

VPP > VCC

IPPD

VPP Deep Power-

Down Current

0.4

µA

RP# = GND ± 0.2V

IPPW

VPP Prog. Current

for Word or Byte

VPP = VPPH

Program in Progress

IPPE

VPP Block Erase

Current

VPP = VPPH

Block Erase in Progress

IPPES

VPP Erase

Suspend Current

130

400

µA

VPP = VPPH

Block Erase Suspended

VIL

Input Low Voltage

–0.5

0.8

VIH

Input High Voltage

2.0

VCC

+ 0.5

VOL

Output Low Voltage

0.45

VCC = VCC Min, IOL = 5.8 mA

VOH1

Output High

Voltage

0.85

VCC

VVCC = VCC Min, IOH = –2.5 mA

VOH2

VCC

– 0.4

VCC = VCC Min, IOH = –100 µA

VPPL

VPP during Normal

Operations

0.0

6.5

VPPH

VPP during Prog.

Erase Operations

11.4

12.0

12.6

VLKO

VCC Program/Erase

Lock Voltage

2.0

NOTES:

All currents are in RMS unless otherwise noted. Typical values at V

CC = 5.0V, VPP = 12.0V, T = +25°C. These currents are

valid for all product versions (package and speeds).

CCES is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum

of I

CCES and ICCR.

Block erases, word/byte programs and lock block operations are inhibited when V

PP = VPPL and not guaranteed in the

range between V

PPH and VPPL.

Automatic Power Saving (APS) reduces I

CCR to <2 mA in static operation.

CMOS Inputs are either V

CC ± 0.2V or GND ± 0.2V. TTL Inputs are either VIL or VIH.

X#= CE1# or CE2#.

If operating with TTL levels, add 4 mA of V

CC standby current. to max ICCR1, ICCR2, ICCW, ICCE and ICCES.

Standby current levels are not reached when putting the chip in standby mode immediately after reading the page buffer.

Default the device into read array or read Status Register mode before entering standby to ensure standby current levels.

DD28F032SA датащи(PDF) 27 Page - Intel Corporation

DD28F032SA датащи(HTML) 27 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

датащи скачать

ссылки URL