 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AD5373 датащи(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5373 датащи(HTML) 7 Page - Analog Devices |
|
|
7 / 29 page  AD5372/AD5373 Rev. C | Page 6 of 28 TIMING CHARACTERISTICS DVCC = 2.5 V to 5.5 V; VDD = 9 V to 16.5 V; VSS = −16.5 V to −8 V; VREFx = 3 V; AGND = DGND = SIGGNDx = 0 V; CL = 200 pF to GND; RL = open circuit; gain (M), offset (C), and DAC offset registers at default values; all specifications TMIN to TMAX, unless otherwise noted. Table 4. SPI Interface Parameter 1, 2, 3 Limit at TMIN, TMAX Unit Description t1 20 ns min SCLK cycle time t2 8 ns min SCLK high time t3 8 ns min SCLK low time t4 11 ns min SYNC falling edge to SCLK falling edge setup time t5 20 ns min Minimum SYNC high time t6 10 ns min 24th SCLK falling edge to SYNC rising edge t7 5 ns min Data setup time t8 5 ns min Data hold time t94 42 ns max SYNC rising edge to BUSY falling edge t10 1/1.5 μs typ/μs max BUSY pulse width low (single-channel update); see Table 9 t11 600 ns max Single-channel update cycle time t12 20 ns min SYNC rising edge to LDAC falling edge t13 10 ns min LDAC pulse width low t14 3 μs max BUSY rising edge to DAC output response time t15 0 ns min BUSY rising edge to LDAC falling edge t16 3 μs max LDAC falling edge to DAC output response time t17 20/30 μs typ/μs max DAC output settling time t18 140 ns max CLR/RESET pulse activation time t19 30 ns min RESET pulse width low t20 400 μs max RESET time indicated by BUSY low t21 270 ns min Minimum SYNC high time in readback mode t225 25 ns max SCLK rising edge to SDO valid t23 80 ns max RESET rising edge to BUSY falling edge 1 Guaranteed by design and characterization; not production tested. 2 All input signals are specified with tR = tF = 2 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V. 3 See Figure 4 and Figure 5. 4 t9 is measured with the load circuit shown in Figure 2. 5 t22 is measured with the load circuit shown in Figure 3. TO OUTPUT PIN CL 50pF RL 2.2kΩ VOL DVCC VOH (MIN) – VOL (MAX) 2 200µA IOL 200µA IOH TO OUTPUT PIN CL 50pF Figure 2. Load Circuit for BUSY Timing Diagram Figure 3. Load Circuit for SDO Timing Diagram |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
