74LVC3G07GS datasheet(6/21 Pages) NXP

6 / 21 page

74LVC3G07

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 11 — 9 April 2013

6 of 21

NXP Semiconductors

74LVC3G07

Triple buffer with open-drain output

10. Static characteristics

Table 7.

Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Tamb = 40 C to +85 C[1]

VIH

HIGH-level input

voltage

VCC = 1.65 V to 1.95 V

0.65

 V

--V

VCC = 2.3 V to 2.7 V

1.7

VCC = 2.7 V to 3.6 V

2.0

VCC = 4.5 V to 5.5 V

0.7

 V

--V

VIL

LOW-level input

voltage

VCC = 1.65 V to 1.95 V

0.35

 V

VCC = 2.3 V to 2.7 V

0.7

VCC = 2.7 V to 3.6 V

0.8

VCC = 4.5 V to 5.5 V

0.3

 V

VOL

LOW-level output

voltage

VI = VIH or VIL

IO = 100 A;

VCC = 1.65 V to 5.5 V

0.1

IO = 4 mA; VCC = 1.65 V

0.45

IO = 8 mA; VCC = 2.3 V

0.3

IO = 12 mA; VCC = 2.7 V

0.4

IO = 24 mA; VCC = 3.0 V

0.55

IO = 32 mA; VCC = 4.5 V

0.55

input leakage current

VI = 5.5 V or GND;

VCC =0 Vto 5.5 V

[2] -

0.1

5

A

IOZ

OFF-state output

current

VI = VIH or VIL; VO = VCC or GND;

VCC = 5.5 V

0.1

10

A

IOFF

power-off leakage

current

VI or VO = 5.5 V; VCC = 0 V

0.1

10

A

ICC

supply current

VI = 5.5 V or GND; IO = 0 A;

VCC = 1.65 V to 5.5 V

-0.1

A

I

additional supply

current

per pin; VCC = 2.3 V to 5.5 V;

VI =VCC  0.6 V; IO =0 A

[2] -5

500

A

input capacitance

2.5

74LVC3G07GS датащи(PDF) 6 Page - NXP Semiconductors

74LVC3G07GS датащи(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

датащи скачать

ссылки URL