 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
ICS1892Y-10 датащи(PDF) 140 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS1892Y-10 датащи(HTML) 140 Page - Integrated Circuit Systems |
|
|
140 / 148 page  ICS1892, Rev. D, 2/26/01 February 26, 2001 140 Chapter 10 DC and AC Operating Conditions ICS1892 Data Sheet © 2000-2001, Integrated Circuit Systems, Inc. All rights reserved. 10.5.17 Reset: Hardware Reset and Power-Down Table 10-24 lists the significant time periods for the hardware reset and power-down reset (which consists of timings of signals on the REF_IN, RESET*, and TXCLK pins). Figure 10-17 shows the timing diagram for the time periods. Figure 10-17. Hardware Reset and Power-Down Timing Diagram Table 10-24. Hardware Reset and Power-Down Timing Time Period Parameter Conditions Min. Typ. Max. Units t1 RESET* Active to Device Isolation and Initialization –– 65 – ns t2 Minimum RESET* Pulse Width – 200 – – ns t3 RESET* Released to TXCLK Valid – – 53 200 ms REF_IN RESET* TXCLK Valid Power Consumption (AC only) t1 t2 t3 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
