TSB81BA3IPFPEP datasheet(30/58 Pages) TI1

30 / 58 page

TSB81BA3EP

IEEE 1394b THREEPORT CABLE TRANSCEIVER/ARBITER

SGLS194A − SEPTEMBER 2003 − REVISED JULY 2005

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

PRINCIPLES OF OPERATION (1394a−2000 INTERFACE)

LLC service request (continued)

The length of the stream varies depending on the type of request as shown in Table 12.

Table 12. Request Stream Bit Length

REQUEST TYPE

NUMBER OF BITS

Bus request

7 or 8

Read register request

Write register request

Acceleration control request

Regardless of the type of request, a start bit of 1 is required at the beginning of the stream, and a stop bit of 0

is required at the end of the stream. The second through fourth bits of the request stream indicate the type of

the request. In the descriptions below, bit 0 is the most significant and is transmitted first in the request bit stream.

The LREQ terminal is normally low.

Table 13 shows the encoding for the request type.

Table 13. Request Type Encoding

LR1−LR3

NAME

DESCRIPTION

000

ImmReq

Immediate bus request. Upon detection of idle, the PHY takes control of the bus immediately without arbitration.

001

IsoReq

Isochronous bus request. Upon detection of idle, the PHY arbitrates for the bus without waiting for a subaction gap.

010

PriReq

Priority bus request. The PHY arbitrates for the bus after a subaction gap, ignores the fair protocol.

011

FairReq

Fair bus request. The PHY arbitrates for the bus after a subaction gap, follows the fair protocol.

100

RdReg

The PHY returns the specified register contents through a status transfer

101

WrReg

Write to the specified register

110

AccelCtl

Enable or disable asynchronous arbitration acceleration

111

Reserved

For a bus request, the length of the LREQ bit stream is 7 or 8 bits as shown in Table 14.

Table 14. Bus Request

BIT(s)

NAME

DESCRIPTION

Start bit

Indicates the beginning of the transfer (always 1)

1−3

Request type

Indicates the type of bus request. See Table 13.

4−6

Request speed

Indicates the speed at which the PHY sends the data for this request. See Table 15 for the encoding of this field.

Stop bit

Indicates the end of the transfer (always 0). If bit 6 is 0, then this bit may be omitted.

Table 15 shows the 3-bit request speed field used in bus requests.

Table 15. Bus Request Speed Encoding

LR4−LR6

DATA RATE

000

S100

010

S200

100

S400

All Others

Invalid

TSB81BA3IPFPEP датащи(PDF) 30 Page - Texas Instruments

TSB81BA3IPFPEP датащи(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

датащи скачать

ссылки URL