3

MB40C318V

s PIN DESCRIPTION

The values in parentheses are standard.

Pin No.

Symbol

Description

3, 9, 13, 45

Analog power supply (+3.3 V)

16, 43

Digital power supply (+3.3 V)

27

Digital power supply for digital input (+5.0 V)

4, 7, 12, 44

Analog power supply ground pin (0 V)

18, 41

Digital power supply ground pin (0 V)

33 to 40

19 to 26

11

CE

Power down at CE input “H” (internal pull-up resistor)

14

OE

Digital output (Both Port A, B) and clock output (CLKOA, CLKOB) are high

impedance at OE input “H” .

10

CKSEL

Mode of operation setting input pin (Refer to

s MODE SETTING)

15

DSEL

28

RESET

Dividing circuit reset input pin (See

s TIMING DIAGRAM 2, 3)

29

CLKEP

Differential clock (positive-phase) input pin (max 140 MHz)

PECL level

32

CLKEN

Differential clock (negative-phase) input pin (max 140 MHz)

31

CLKA

Two-phase clock (A ch) input pin (max 70 MHz)

TTL level

30

CLKB

Two-phase clock (B ch) input pin (max 70 MHz)

42

CLKOA

Clock output pin (See

s TIMING DIAGRAM 1 to 4)

17

CLKOB

Clock output pin (See

s TIMING DIAGRAM 1 to 4)

Analog input pin

2

1

48

Reference 1/4 voltage output pin (Add 0.1

Reference 1/2 voltage output pin (Add 0.1

Reference 3/4 voltage output pin (Add 0.1

46

Reference voltage input pin on top side

47

Reference voltage output pin

Reference voltage input pin on bottom side

Reference voltage output pin

.

.

=

.

.

=