DS1682

12 of 13

TIMING DIAGRAM: DATA TRANSFER ON 2-WIRE SERIAL BUS Figure 2

NOTES:

1. All voltages are referenced to ground,

2. After this period, the first clock pulse is generated.

3. Cb - total capacitance of one bus line in pF.