
Spread Aware™, Eight Output Zero Delay Buffer
W152
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
June 14, 2000, rev. *B
Features
• Spread Aware™—designed to work with SSFTG
reference signals
• Two banks of four outputs each
• Configuration options to halve, double, or quadruple
the reference frequency refer to Table 1 to determine
the specific option which meets your multiplication
needs
• Outputs may be three-stated
• Available in 16-pin SOIC package
• Extra strength output drive available (-11/-12 versions)
• Contact factory for availability information on 16-pin
TSSOP
Key Specifications
Operating Voltage: ............................................... 3.3V±10%
Operating Range: .................... 15 MHz < fOUTQA < 140 MHz
Cycle-to-Cycle Jitter: (Refer to Figure 3) .................... 225 ps
Cycle-to-Cycle Jitter: Frequency Range
25 to140 MHz ......................................................... 125 ps
Output to Output Skew: Between Banks ..................... 215 ps
Output to Output Skew: Within Banks
(Refer to Figure 4) ...................................................100 ps
Total Timing Budget Impact: ........................................ 555 ps
Max. Phase Error Variation: ......................................±225 ps
Tracking Skew:...........................................................±130 ps
Table 1. Configuration Options
Device
Feedback Signal
QA0:3
QB0:3
W152-1/11[1]
QA0:3 or QB0:3
REFx1
REFx1
W152-2/12[2]
QA0:3
REFx1
REF/2
W152-2/12[2]
QB0:3
REFx2
REFx1
W152-3
QA0:3
REFx2
REFx1
W152-3
QB0:3
REFx4
REFx2
W152-4
QA0:3 or QB0:3
REFx2
REFx2
Notes:
1.
W152-11 has stronger output drive than the W152-1.
2.
W152-12 has stronger output drive than the W152-2.
Spread Aware is a trademark of Cypress Semiconductor Corporation.
Block Diagram
Pin Configuration
QA0
PLL
REF
MUX
QA1
QA2
QA3
QB0
QB1
÷2
SEL0
FBIN
QB2
QB3
SEL1
÷2
(present on the -3 and -4 only)
(present on the -2, -12, and -3 only)
FBIN
QA3
QA2
VDD
GND
QB3
QB2
SEL0
16
15
14
13
12
11
10
9
REF
QA0
QA1
VDD
GND
QB0
QB1
SEL1
1
2
3
4
5
6
7
8