поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS4329 датащи(PDF) 3 Page - Cirrus Logic

номер детали CS4329
подробное описание детали  20-Bit, Stereo D/A Converter for Digital Audio
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4329 датащи(HTML) 3 Page - Cirrus Logic

  CS4329 Datasheet HTML 1Page - Cirrus Logic CS4329 Datasheet HTML 2Page - Cirrus Logic CS4329 Datasheet HTML 3Page - Cirrus Logic CS4329 Datasheet HTML 4Page - Cirrus Logic CS4329 Datasheet HTML 5Page - Cirrus Logic CS4329 Datasheet HTML 6Page - Cirrus Logic CS4329 Datasheet HTML 7Page - Cirrus Logic CS4329 Datasheet HTML 8Page - Cirrus Logic CS4329 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 36 page
background image
CS4329
DS153F1
3
ANALOG CHARACTERISTICS (CONTINUED)
Notes: 1. Triangular PDF Dithered Data
2. AUTO-MUTE active. See parameter definitions
3. The passband and stopband edges scale with frequency. For input sample rates, Fs, other than 48 kHz,
the passband edge is 0.4535×Fs and the stopband edge is 0.5465×Fs.
4. Group Delay for Fs=48 kHz 25/48 kHz=520
µs
5. Specified for a fully differential output ±((AOUT+)-(AOUT-)). See Figure 12.
SWITCHING CHARACTERISTICS (T
A= -10 to 70°C; Logic 0 = AGND = DGND; Logic 1 = VD = VA = 5.25
to 4.75 Volts; CL =20 pF)
Parameter
Symbol
Min
Typ
Max
Unit
Analog Output
Differential Full Scale Output Voltage
(Note 5)
1.90
2.0
2.10
Vrms
Output Common Mode Voltage
-
2.2
-
V
Differential Offset
-
3
15
mV
AC Load Resistance
RL
4-
-
k
Load Capacitance
CL
-
-
100
pf
Parameter
Symbol
Min
Typ
Max
Unit
Input Sample Rate
Fs
1
-
50
kHz
MCLK Pulse Width High
MCLK / LRCK = 512
10
-
-
ns
MCLK Pulse Width Low
MCLK / LRCK = 512
10
-
-
ns
MCLK Pulse Width High
MCLK / LRCK = 384
21
-
-
ns
MCLK Pulse Width Low
MCLK / LRCK = 384
21
-
-
ns
MCLK Pulse Width High
MCLK / LRCK = 256
31
-
-
ns
MCLK Pulse Width Low
MCLK / LRCK = 256
32
-
-
ns
External SCLK Mode
SCLK Pulse Width Low
tsclkl
20
--ns
SCLK Pulse Width High
tsclkh
20
--ns
SCLK Period
tsclkw
--ns
SCLK rising to LRCK edge delay
tslrd
20
--ns
SCLK rising to LRCK edge setup time
tslrs
20
--ns
SDATA valid to SCLK rising setup time
tsdlrs
20
--ns
SCLK rising to SDATA hold time
tsdh
20
--ns
Internal SCLK Mode
SCLK Period
SCLK / LRCK = 64
tsclkw
--ns
SDATA valid to SCLK rising setup time
tsdlrs
--ns
SCLK rising to SDATA hold time
MCLK / LRCK = 256 or 512
tsdh
--ns
SCLK rising to SDATA hold time
MCLK / LRCK = 384
tsdh
--ns
1
128 Fs
()
--------------------
1
64 Fs
()
-----------------
1
512 Fs
()
--------------------
10
+
1
512 Fs
()
--------------------
15
+
1
384 Fs
()
--------------------
15
+



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com