64GA106 datasheet(178/330 Pages) MICROCHIP

178 / 330 page

PIC24FJ256GA110 FAMILY

DS39905E-page 178

 2010 Microchip Technology Inc.

SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

R/W-0

U-0

R/W-0

U-0

R-0

SPIEN(1)

—

SPISIDL

—

SPIBEC2

SPIBEC1

SPIBEC0

bit 15

bit 8

R-0

R/C-0, HS

R-0

R/W-0

R-0

SRMPT

SPIROV

SRXMPT

SISEL2

SISEL1

SISEL0

SPITBF

SPIRBF

bit 7

bit 0

Legend:

C = Clearable bit

HS = Hardware Settable bit

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15

SPIEN:

SPIx Enable bit(1)

= Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins

= Disables module

bit 14

Unimplemented:

Read as ‘0’

bit 13

SPISIDL:

Stop in Idle Mode bit

= Discontinue module operation when device enters Idle mode

= Continue module operation in Idle mode

bit 12-11

Unimplemented:

Read as ‘0’

bit 10-8

SPIBEC<2:0>:

SPIx Buffer Element Count bits (valid in Enhanced Buffer mode)

Master mode:

Number of SPI transfers pending.

Slave mode:

Number of SPI transfers unread.

bit 7

SRMPT:

Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode)

= SPIx Shift register is empty and ready to send or receive

= SPIx Shift register is not empty

bit 6

SPIROV:

Receive Overflow Flag bit

= A new byte/word is completely received and discarded. The user software has not read the previous

data in the SPIxBUF register.

= No overflow has occurred

bit 5

SRXMPT:

Receive FIFO Empty bit (valid in Enhanced Buffer mode)

= Receive FIFO is empty

= Receive FIFO is not empty

bit 4-2

SISEL<2:0>:

SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode)

111

= Interrupt when SPIx transmit buffer is full (SPITBF bit is set)

110

= Interrupt when last bit is shifted into SPIxSR; as a result, the TX FIFO is empty

101

= Interrupt when the last bit is shifted out of SPIxSR; now the transmit is complete

100

= Interrupt when one data is shifted into the SPIxSR; as a result, the TX FIFO has one open spot

011

= Interrupt when SPIx receive buffer is full (SPIRBF bit set)

010

= Interrupt when SPIx receive buffer is 3/4 or more full

001

= Interrupt when data is available in receive buffer (SRMPT bit is set)

000

= Interrupt when the last data in the receive buffer is read; as a result, the buffer is empty

(SRXMPT bit set)

Note 1:

If SPIEN = 1, these functions must be assigned to available RPn pins (or to ASCK1 for the SCK1 output)

before use. See Section 10.4 “Peripheral Pin Select” for more information.

64GA106 датащи(PDF) 178 Page - Microchip Technology

64GA106 датащи(HTML) 178 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL