поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

PIC16F882-I датащи(PDF) 197 Page - Microchip Technology

номер детали PIC16F882-I
подробное описание детали  28/40/44-Pin, Enhanced Flash-Based 8-Bit CMOS Microcontrollers
PDF  328 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F882-I датащи(HTML) 197 Page - Microchip Technology

Back Button PIC16F882-I Datasheet HTML 193Page - Microchip Technology PIC16F882-I Datasheet HTML 194Page - Microchip Technology PIC16F882-I Datasheet HTML 195Page - Microchip Technology PIC16F882-I Datasheet HTML 196Page - Microchip Technology PIC16F882-I Datasheet HTML 197Page - Microchip Technology PIC16F882-I Datasheet HTML 198Page - Microchip Technology PIC16F882-I Datasheet HTML 199Page - Microchip Technology PIC16F882-I Datasheet HTML 200Page - Microchip Technology PIC16F882-I Datasheet HTML 201Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 197 / 328 page
background image
© 2009 Microchip Technology Inc.
DS41291F-page 195
PIC16F882/883/884/886/887
13.4.5
BAUD RATE GENERATOR
In I2C Master mode, the reload value for the BRG is
located in the lower 7 bits of the SSPADD register
(Figure 13-11). When the BRG is loaded with this
value, the BRG counts down to 0 and stops until
another reload has taken place. The BRG count is
decremented twice per instruction cycle (TCY) on the
Q2 and Q4 clocks. In I2C Master mode, the BRG is
reloaded automatically. If clock arbitration is taking
place, for instance, the BRG will be reloaded when the
SCL pin is sampled high (Figure 13-12).
FIGURE 13-11:
BAUD RATE GENERATOR BLOCK DIAGRAM
FIGURE 13-12:
BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION
SSPM<3:0>
BRG Down Counter
CLKOUT
FOSC/4
SSPADD<6:0>
SSPM<3:0>
SCL
Reload
Control
Reload
SDA
SCL
SCL de-asserted but slave holds
DX-1
DX
BRG
SCL is sampled high, reload takes
place and BRG starts its count
03h
02h
01h
00h (hold off)
03h
02h
Reload
BRG
Value
SCL low (clock arbitration)
SCL allowed to transition high
BRG decrements on
Q2 and Q4 cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com