AX2000 datasheet(87/262 Pages) MICROSEMI

номер детали	AX2000

подробное описание детали	Axcelerator Family FPGAs

PDF	262 Pages

Scroll/Zoom	100%

производитель	MICROSEMI [Microsemi Corporation]

домашняя страница	http://www.microsemi.com

Logo

87 / 262 page

Axcelerator Family FPGAs

Re vi s i on 18

2 - 73

PLLRCLK and PLLHCLK

PLLRCLK (PLLHCLK) is used to drive global resource CLK (HCLK) from a PLL (Figure 2-44).

Using Global Resources with PLLs

Each global resource has an associated PLL at its root. For example, PLLA can drive HCLKA, PLLE can

drive CLKE, etc. (Figure 2-45).

In addition, each clock pin of the package can be used to drive either its associated global resource or

PLL. For example, package pins CLKEP and CLKEN can drive either the RefCLK input of PLLE or

CLKE.

There are two macros required when interfacing the embedded PLLs with the global resources: PLLINT

and PLLOUT.

PLLINT

This macro is used to drive the RefCLK input of the PLL internally from user signals.

PLLOUT

This macro is used to connect either the CLK1 or CLK2 output of a PLL to the regular routing network

(Figure 2-46).

Figure 2-44 • PLLRCLK and PLLHCLK

Figure 2-45 • Example of HCLKA Driven from a PLL with External Clock Source

Figure 2-46 • Example of PLLINT and PLLOUT Usage

PLLRCLK

PLLHCLK

Clock

Network

CLK1

CLK2

RefCLK

PLL

HCLKAP

HCLKAN

PLLHCLK

HCLKA

Network

CLK1

CLK2

RefCLK

PLLA

PLLINT

PLLHCLK

PLLOUT

HCLKA

Network

CLK1

CLK2

RefCLK

PLLA

Logic

AX2000 датащи(PDF) 87 Page - Microsemi Corporation

AX2000 датащи(HTML) 87 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL