поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

DOC7707 датащи(PDF) 137 Page - List of Unclassifed Manufacturers

номер детали DOC7707
подробное описание детали  Microcontroller with 8/16K Bytes of ISP Flash and USB Controller
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC1 [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC1 - List of Unclassifed Manufacturers

DOC7707 датащи(HTML) 137 Page - List of Unclassifed Manufacturers

Back Button DOC7707 Datasheet HTML 133Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 134Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 135Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 136Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 137Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 138Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 139Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 140Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 141Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 307 page
background image
137
7707F–AVR–11/10
AT90USB82/162
16. Serial Peripheral Interface – SPI
The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the
AT90USB82/162 and p e ripheral de vices or be t w een several AVR devices. T he
AT90USB82/162 SPI includes the following features:
• Full-duplex, Three-wire Synchronous Data Transfer
• Master or Slave Operation
• LSB First or MSB First Data Transfer
• Seven Programmable Bit Rates
• End of Transmission Interrupt Flag
• Write Collision Flag Protection
• Wake-up from Idle Mode
• Double Speed (CK/2) Master SPI Mode
USART can also be used in Master SPI mode, see “USART in SPI Mode” on page 173.
The Power Reduction SPI bit, PRSPI, in “Power Reduction Register 0 - PRR0” on page 43 on
page 50 must be written to zero to enable SPI module.
Figure 16-1. SPI Block Diagram(1)
Note:
1. Refer to Figure 1-1 on page 3, and Table 11-6 on page 77 for SPI pin placement.
The interconnection between Master and Slave CPUs with SPI is shown in Figure 16-2. The sys-
tem consists of two shift Registers, and a Master clock generator. The SPI Master initiates the
communication cycle when pulling low the Slave Select SS pin of the desired Slave. Master and
DIVIDER
/2/4/8/16/32/64/128



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com