STA335W datasheet(20/43 Pages) STMICROELECTRONICS

20 / 43 page

STA335W

20/43

condition. When TWARN is asserted (set to 0) for a period of time greater than 400 ms, the

power control block forces a -3 dB output limit (determined by TWOCL in the coefficient

RAM) to the modulation limit in an attempt to eliminate the thermal warning condition. Once

the thermal warning output limit adjustment is applied, it remains in this state until reset,

unless FDRB = 0.

5.1.5

Fault detect recovery bypass

The on-chip STA335W power output block provides feedback to the digital controller using

inputs to the power control block. The FAULT input is used to indicate a fault condition

(either over-current or thermal). When FAULT is asserted (set to 0), the power control block

attempts a recovery from the fault by asserting the tri-state output (setting it to 0 which

directs the power output block to begin recovery), holds it at 0 for period of time in the range

of 0.1 ms to 1 second as defined by the fault-detect recovery constant register (FDRC

registers 0x29-0x2A), then toggles it back to 1. This sequence is repeated as log as the fault

indication exists. This feature is enabled by default but can be bypassed by setting the

FDRB control bit to 1.

5.2

Configuration register B (addr 0x01)

5.2.1

Serial audio input interface format

Table 16.

Fault detect recovery bypass

Bit

R/W

RST

Name

Description

7R/W

FDRB

0: fault detect recovery enabled

1: fault detect recovery disabled

C2IM

C1IM

DSCKE

SAIFB

SAI3

SAI2

SAI1

SAI0

Table 17.

Serial audio input interface

Bit

R/W

RST

Name

Description

R/W

SAI0

Determines the interface format of the input serial

digital audio interface.

R/W

SAI1

R/W

SAI2

R/W

SAI3

STA335W датащи(PDF) 20 Page - STMicroelectronics

STA335W датащи(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

датащи скачать

ссылки URL