MCP47DA1 datasheet(33/76 Pages) MICROCHIP

33 / 76 page

 2012-2013 Microchip Technology Inc.

DS25118D-page 33

MCP47DA1

5.0

SERIAL INTERFACE –

I2C MODULE

A 2-wire I2C serial protocol is used to write or read the

DAC’s wiper register. The I2C protocol utilizes the SCL

input pin and SDA input/output pin.

The I2C serial interface supports the following features:

• Slave mode of operation

• 7-bit addressing

• The following clock rate modes are supported:

- Standard mode, bit rates up to 100 kb/s

- Fast mode, bit rates up to 400 kb/s

• Support multi-master applications

The serial clock is generated by the master.

The I2C module is compatible with the NXP I2C

specification (UM10204). Only the field types, field

lengths, timings, etc. of a frame are defined. The frame

content defines the behavior of the device. The frame

content for the MCP47DA1 device is defined in this

section of the data sheet.

Figure 5-1 shows a typical I2C bus configuration.

FIGURE 5-1:

Typical Application I2C Bus

Configurations.

Refer to Section 2.0 “Typical Performance Curves”,

AC/DC Electrical Characteristics table for detailed input

threshold and timing specifications.

5.1

I2C I/O Considerations

I2C specifications require active-low, passive-high

functionality on devices interfacing to the bus. Since

devices may be operating on separate power supply

sources, ESD clamping diodes are not permitted. The

specification recommends using open drain transistors

tied to VSS (common) with a pull-up resistor. The

specification makes some general recommendations

on the size of this pull-up, but does not specify the

exact value since bus speeds and bus capacitance

impact the pull-up value for optimum system

performance.

Common pull-up values range from 1 k

 to a maximum

of ~10 k

. Power sensitive applications tend to choose

higher values to minimize current losses during

communication but these applications also typically

utilize lower VDD.

The SDA and SCL float (are not driving) when the

device is powered down.

A “glitch” filter is on the SCL and SDA pins when the pin

is an input. When these pins are an output, there is a

slew rate control of the pin that is independent of device

frequency.

5.1.1

SLOPE CONTROL

The device implements slope control on the SDA

output. The slope control is defined by the Fast mode

specifications.

For Fast (FS) mode, the device has spike suppression

and Schmitt Trigger inputs on the SDA and SCL pins.

Single I2C™ Bus Configuration

Host

Controller

Device 1

Device 3

Device n

Device 2

Device 4

MCP47DA1 датащи(PDF) 33 Page - Microchip Technology

MCP47DA1 датащи(HTML) 33 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

датащи скачать

ссылки URL