STM32F303VB datasheet(96/133 Pages) STMICROELECTRONICS

96 / 133 page

Electrical characteristics

STM32F302xx/STM32F303xx

96/133

Doc ID 023353 Rev 5

6.3.17

Communications interfaces

2C interface characteristics

Unless otherwise specified, the parameters given in Table 59 are derived from tests

performed under ambient temperature, fPCLK1 frequency and VDD supply voltage conditions

summarized in Table 22.

The I

2C interface meets the requirements of the standard I2C communication protocol with

the following restrictions: the I/O pins SDA and SCL are mapped to are not “true” open-

drain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is

disabled, but is still present.

The I

2C characteristics are described in Table 59. Refer also to Section 6.3.14: I/O port

characteristics for more details on the input/output alternate function characteristics (SDA

and SCL).

Table 59.

I2C characteristics(1)

Symbol

Parameter

Standard

mode

Fast mode

Fast Mode Plus

Unit

Min

Max

Min

Max

Min

Max

tw(SCLL)

SCL clock low time

4.7

1.3

0.5

µs

tw(SCLH)

SCL clock high time

4.0

0.6

0.26

tsu(SDA)

SDA setup time

250

100

th(SDA)

SDA data hold time

0(3)

3450(2)

0(3)

900(2)

450

tr(SDA)

tr(SCL)

SDA and SCL rise time

1000

300

120

tf(SDA)

tf(SCL)

SDA and SCL fall time

300

120

th(STA)

Start condition hold time

4.0

0.6

0.26

µs

tsu(STA)

Repeated Start condition setup time

4.7

0.6

0.26

tsu(STO)

Stop condition setup time

4.0

0.6

0.26

μs

tw(STO:STA) Stop to Start condition time (bus free)

4.7

1.3

0.5

μs

Capacitive load for each bus line

400

550

The I2C characteristics are the requirements from I2C bus specification rev03. They are guaranteed by design when

I2Cx_TIMING register is correctly programmed (Refer to reference manual). These characteristics are not tested in

production.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.

The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of

the falling edge of SCL.

Table 60.

I2C analog filter characteristics(1)

Guaranteed by design, not tested in production.

Symbol

Parameter

Min

Max

Unit

tSP

Pulse width of spikes that are

suppressed by the analog filter

260

STM32F303VB датащи(PDF) 96 Page - STMicroelectronics

STM32F303VB датащи(HTML) 96 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL