| поискавой системы для электроныых деталей |
|
DAC8426 датащи(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
DAC8426 датащи(HTML) 4 Page - Analog Devices |
|
4 / 12 page ![]() DAC8426 –4– REV. C DICE CHARACTERISTICS DIE SIZE 0.129 × 0.152 inch, 19,608 sq. mils (3.28 × 3.86 mm, 12.65 sq. mm) 1. VOUT B 11. DB3 2. VOUT A 12. DB2 3. VSS 13. DB1 4. VREF OUT 14. DB0 (LSB) 5. AGND 15. WR 6. DGND 16. A1 7. DB7 (MSB) 17. A0 8. DB6 18. VDD 9. DB5 19. VOUT D 10. DB4 20. VOUT C WARNING! ESD SENSITIVE DEVICE CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the DAC8426 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. DAC8426GBC Parameter Symbol Conditions Limits Units Total Unadjusted Error TUE ±2 LSB max Relative Accuracy INL ±1 LSB max Differential Nonlinearity DNL ±1 LSB max Full-Scale Error GFSE ±1 LSB max Zero Code Error VZSE ±20 mV max DAC Output Current IOUTSOURCE Digital In = All Ones 10 mA min Reference Output Voltage VREFOUT No Load 10.04 V max Load Regulation LDREG ∆I L = 5 mA 0.1 %/mA max Line Regulation LNREG ∆V DD = ±10 V 0.04 %/V max Reference Output Current IREFOUT ∆V REFOUT < 40 mV 5 mA min Logic Inputs High VINH 2.4 V min Logic Inputs Low VINL 0.8 V max Logic Input Current IIN VIN = 0 V or VDD ±1 µA max Positive Supply Current IDD VIN = VINL or VINH 14 mA max Negative Supply Current ISS VIN = VINL or VINH’ VSS = –5 V 10 mA max NOTE Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing. WAFER TEST LIMITS at V DD = +15 V 5%; VSS = AGND = DGND = 0 V; unless otherwise specified. TA = +25 C. All specifications apply for DACs A, B, C, and D. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |