поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AD9260AS датащи(PDF) 8 Page - Analog Devices

номер детали AD9260AS
подробное описание детали  High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9260AS датащи(HTML) 8 Page - Analog Devices

Back Button AD9260AS Datasheet HTML 4Page - Analog Devices AD9260AS Datasheet HTML 5Page - Analog Devices AD9260AS Datasheet HTML 6Page - Analog Devices AD9260AS Datasheet HTML 7Page - Analog Devices AD9260AS Datasheet HTML 8Page - Analog Devices AD9260AS Datasheet HTML 9Page - Analog Devices AD9260AS Datasheet HTML 10Page - Analog Devices AD9260AS Datasheet HTML 11Page - Analog Devices AD9260AS Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 36 page
background image
–8–
REV. B
AD9260–SPECIFICATIONS
DIGITAL SPECIFICATIONS
Parameter
AD9260
Units
CLOCK
1 AND LOGIC INPUTS
High-Level Input Voltage
(DVDD = +5 V)
+3.5
V min
(DVDD = +3 V)
+2.1
V max
Low-Level Input Voltage
(DVDD = +5 V)
+1.0
V min
(DVDD = +3 V)
+0.9
V max
High-Level Input Current (VIN = DVDD)
±10
µA max
Low-Level Input Current (VIN = 0 V)
±10
µA max
Input Capacitance
5
pF typ
LOGIC OUTPUTS (with DRVDD = 5 V)
High-Level Output Voltage (IOH = 50
µA)
+4.5
V min
High-Level Output Voltage (IOH = 0.5 mA)
+2.4
V min
Low-Level Output Voltage
2 (I
OL = 0.3 mA)
+0.4
V max
Low-Level Output Voltage (IOL = 50
µA)
+0.1
V max
Output Capacitance
5
pF typ
LOGIC OUTPUTS (with DRVDD = 3 V)
High-Level Output Voltage (IOH = 50
µA)
+2.4
V min
Low-Level Output Voltage (IOL = 50
µA)
+0.7
V max
NOTES
1Since CLK is referenced to AVDD, +5 V logic input levels only apply.
2The AD9260 is not guaranteed to meet V
OL = 0.4 V max for standard TTL load of I OL = 1.6 mA.
Specifications subject to change without notice.
ANALOG INPUT
INPUT CLOCK
DATA OUTPUT
DAV
S1
S2
tDS
tH
tCH
tCL
tDAV
tDI
tC
READ
CS
tOD
tOE
Figure 4a. Timing Diagram
INPUT CLOCK
RESET
DAV
tRES-DAV
tCLK-DAV
Figure 4b.
RESET Timing Diagram
(AVDD = +5 V, DVDD = +5 V, TMIN to TMAX unless otherwise noted)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com