поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MSC8152 датащи(PDF) 48 Page - Freescale Semiconductor, Inc

номер детали MSC8152
подробное описание детали  Dual-Core Digital Signal Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8152 датащи(HTML) 48 Page - Freescale Semiconductor, Inc

Back Button MSC8152 Datasheet HTML 44Page - Freescale Semiconductor, Inc MSC8152 Datasheet HTML 45Page - Freescale Semiconductor, Inc MSC8152 Datasheet HTML 46Page - Freescale Semiconductor, Inc MSC8152 Datasheet HTML 47Page - Freescale Semiconductor, Inc MSC8152 Datasheet HTML 48Page - Freescale Semiconductor, Inc MSC8152 Datasheet HTML 49Page - Freescale Semiconductor, Inc MSC8152 Datasheet HTML 50Page - Freescale Semiconductor, Inc MSC8152 Datasheet HTML 51Page - Freescale Semiconductor, Inc MSC8152 Datasheet HTML 52Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 68 page
background image
MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 5
Electrical Characteristics
Freescale Semiconductor
48
2.6.5
Ethernet Timing
This section describes the AC electrical characteristics for the Ethernet interface.
There are programmable delay units (PDU) that should be programmed differently for each interface to meet timing. There is
a general configuration register 4 (GCR4) used to configure the timing. For additional information, see the MSC8152 Reference
Manual.
2.6.5.1
Management Interface Timing
Table 33 lists the timer input Ethernet controller management interface timing specifications shown in Figure 24.
Table 33. Ethernet Controller Management Interface Timing
Characteristics
Symbol
Min
Max
Unit
GE_MDC frequency
fMDC
—2.5
MHz
GE_MDC period
tMDC
400
ns
GE_MDC clock pulse width high
tMDC_H
160
ns
GE_MDC clock pulse width low
tMDC_L
160
ns
GE_MDC to GE_MDIO delay2
tMDKHDX
10
70
ns
GE_MDIO to GE_MDC rising edge setup time
tMDDVKH
20
ns
GE_MDC rising edge to GE_MDIO hold time
tMDDXKH
0—
ns
Notes:
1.
Program the GE_MDC frequency (fMDC) to a maximum value of 2.5 MHz (400 ns period for tMDC). The value depends on the
source clock and configuration of MIIMCFG[MCS] and UPSMR[MDCP]. For example, for a source clock of 400 MHz to
achieve fMDC = 2.5 MHz, program MIIMCFG[MCS] = 0x4 and UPSMR[MDCP] = 0. See the MSC8152 Reference Manual for
configuration details.
2.
The value depends on the source clock. For example, for a source clock of 267 MHz, the delay is 70 ns. For a source clock of
333 MHz, the delay is 58 ns.
Figure 24. MII Management Interface Timing
GE_MDC
GE_MDIO
GE_MDIO
(Input)
(Output)
tMDC
tMDDXKH
tMDDVKH
tMDKHDX
tMDC_H
tMDC_L



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com