AD8361ARM datasheet(2/16 Pages) AD

2 / 16 page

–2–

REV. A

AD8361–SPECIFICATIONS

(TA = 25 C, VS = 3 V, fRF = 900 MHz, ground reference output mode, unless otherwise

noted.)

Parameter

Condition

Min

Typ

Max

Unit

SIGNAL INPUT INTERFACE

(Input RFIN)

Frequency Range

2.5

GHz

Linear Response Upper Limit

VS = 3 V

390

mV rms

Equivalent dBm re 50

Ω

4.9

dBm

VS = 5 V

660

mV rms

Equivalent dBm re 50

Ω

9.4

dBm

Input Impedance

225 1

Ω pF

RMS CONVERSION

(Input RFIN to Output V rms)

Conversion Gain

7.5

V/V rms

fRF = 100 MHz, VS = 5 V

6.5

8.5

V/V rms

Dynamic Range

Error Referred to Best Fit Line

±0.25 dB Error4

CW Input, –40

°C < T

A < +85

°C14

±1 dB Error

CW Input, –40

°C < T

A < +85

°C23

±2 dB Error

CW Input, –40

°C < T

A < +85

°C26

CW Input, VS = 5 V, –40

°C < T

A < +85

°C30

Intercept-Induced Dynamic

Internal Reference Mode

Range Reduction

5, 6

Supply Reference Mode, VS = 3.0 V

Supply Reference Mode, VS = 5.0 V

1.5

Deviation from CW Response

5.5 dB Peak-to-Average Ratio (IS95 Reverse Link)

0.2

12 dB Peak-to-Average Ratio (W-CDMA 4 Channels)

1.0

18 dB Peak-to-Average Ratio (W-CDMA 15 Channels)

1.2

OUTPUT INTERCEPT

Inferred from Best Fit Line

Ground Reference Mode (GRM)

0 V at SREF, VS at IREF

fRF = 100 MHz, VS = 5 V

–50

+150

Internal Reference Mode (IRM)

0 V at SREF, IREF Open

350

fRF = 100 MHz, VS = 5 V

300

500

Supply Reference Mode (SRM)

0 V at IREF, 3 V at SREF

400

fRF = 100 MHz, VS = 5 V

590

750

0 V at IREF, VS at SREF

VS/7.5

POWER-DOWN INTERFACE

PWDN HI Threshold

2.7

≤ VS ≤ 5.5 V, –40

°C < T

A < +85

°CV

S – 0.5

PWDN LO Threshold

2.7

≤ VS ≤ 5.5 V, –40

°C < T

A < +85

°C0.1

Power-Up Response Time

2 pF at FLTR Pin, 224 mV rms at RFIN

µs

100 nF at FLTR Pin, 224 mV rms at RFIN

320

µs

PWDN Bias Current

µA

POWER SUPPLIES

Operating Range

–40

°C < T

A < +85

°C2.7

5.5

Quiescent Current

0 mV rms at RFIN, PWDN Input LO

1.1

Power-Down Current

GRM or IRM, 0 mV rms at RFIN, PWDN Input HI

µA

SRM, 0 mV rms at RFIN, PWDN Input HI

× V

µA

NOTES

1Operation at arbitrarily low frequencies is possible; see Applications section.

2Figure 13 and Figure 40 show impedance vs. frequency for the micro_SOIC and SOT respectively.

3Calculated using linear regression.

4Compensated for output reference temperature drift; see Applications section.

5SOT-23-6L operates in ground reference mode only.

6The available output swing, and hence the dynamic range, is altered by both supply voltage and reference mode; see Figures 35 and 36.

7Supply current is input level dependant; see Figure 12.

Speciﬁcations subject to change without notice.

AD8361ARM датащи(PDF) 2 Page - Analog Devices

AD8361ARM датащи(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

датащи скачать

ссылки URL