PXS30 datasheet(2/139 Pages) FREESCALE

2 / 139 page

PXS30 Microcontroller Data Sheet, Rev. 1

Preliminary—Subject to Change Without Notice

Introduction

Freescale Semiconductor

to assist with users’ implementations. See Section 3, Developer support, for more information.

Introduction

1.1

Document overview

This document describes the features of the family and options available within the family members, and

highlights important electrical and physical characteristics of the devices.

This document provides electrical specifications, pin assignments, and package diagrams for the PXS30

series of microcontroller units (MCUs). For functional characteristics, see the PXS30 Microcontroller

Reference Manual.

1.2

Device comparison

Table 1. PXS30 Family Feature Set

Features

PXS3010

PXS3015

PXS3020

CPU

Type

2 × e200z7d (SoR1) in lock-step or decoupled operation

Architecture

Harvard

Execution speed

0–150 MHz (+2% FM)

0–180 MHz (+2% FM)

Nominal platform

frequency (in 1:1, 1:2,

and 1:3 modes)

0–75 MHz (+2% FM)

0–90 MHz (+2% FM)

MMU

64 entries (SoR)

Instruction set PPC

Yes

Instruction set VLE

Yes

Instruction cache

16 KB, 4-way with EDC (SoR)

Data cache

16 KB, 4-way with EDC (SoR)

MPU

Yes (SoR)

Buses

Core bus

32-bit address, 64-bit data

Internal periphery bus

32-bit address, 32-bit data

XBAR

Master

 slave ports

Yes (SoR)

Memory

Static RAM (SRAM)

256 KB (ECC)

384 KB (ECC)

512 KB (ECC)

Code Flash memory

1MB2

1.5 MB2

2MB2

Data Flash memory

64 KB2

PXS30 датащи(PDF) 2 Page - Freescale Semiconductor, Inc

PXS30 датащи(HTML) 2 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL