WM8310 datasheet(49/291 Pages) WOLFSON

49 / 291 page

Pre-Production

WM8310

PP, May 2012, Rev 3.1

If a suitable 32.768kHz clock is already present elsewhere in the system, it is possible for the

WM8310 to use that external clock instead. The external clock should be applied to pin XTI, and the

XTO pin left floating in this case.

13.3 FREQUENCY LOCKED LOOP (FLL)

The integrated FLL can be used to generate a clock on the CLKOUT pin from a wide variety of

different reference sources and frequencies. The FLL can use either CLKIN or the 32.768kHz

oscillator as its reference. A wide range of CLKIN frequencies can be supported; this may be a high

frequency (eg. 12.288MHz) or low frequency (eg. 32.768kHz) reference. The FLL is tolerant of jitter

and may be used to generate a stable clock reference from a less stable input signal. The FLL

characteristics are summarised in “Electrical Characteristics”.

To simplify the configuration of the FLL, an ‘automatic’ mode is provided in order to synthesize a

number of commonly used reference frequencies using the 32.768kHz crystal oscillator as a

reference.

The FLL is enabled using the FLL_ENA register bit. Note that, when changing FLL settings, it is

recommended that the digital circuit be disabled via FLL_ENA and then re-enabled after the other

recommended that the FLL be reset by setting FLL_ENA to 0.

Note that, when FLL_ENA = 0, the readback value of all the FLL configuration registers (R16530

through to R16534) is not valid. It is still possible to write to the registers as normal, but the correct

values will not read back until the FLL is enabled by setting FLL_ENA to 1.

The FLL input reference is configured using the FLL_CLK_SRC register bit. The available sources

are the CLKIN pin or the 32.768kHz crystal oscillator.

The field FLL_CLK_REF_DIV provides the option to divide the selected input reference by 1, 2, 4 or

8. This field should be set to bring the reference down to 13.5MHz or below. For best performance, it

is recommended that the highest possible frequency - within the 13.5MHz limit - should be selected.

The field FLL_CTRL_RATE controls internal functions within the FLL; it is recommended that only the

default setting be used for this parameter. FLL_GAIN controls the internal loop gain and should be set

to the recommended value quoted in Table 20.

The FLL output frequency is directly determined from FLL_FRATIO, FLL_OUTDIV and the real

number represented by FLL_N and FLL_K. The field FLL_N is an integer (LSB = 1); FLL_K is the

fractional portion of the number (MSB = 0.5). The fractional portion is only valid when enabled by the

field FLL_FRAC.

Power consumption in the FLL is reduced in integer mode; however, the performance may also be

reduced, with increased noise or jitter on the output.

If low power consumption is required, then FLL settings must be chosen where N.K is an integer (ie.

FLL_K = 0). In this case, the fractional mode can be disabled by setting FLL_FRAC = 0.

For best FLL performance, a non-integer value of N.K is required. In this case, the fractional mode

must be enabled by setting FLL_FRAC = 1. The FLL settings must be adjusted, if necessary, to

produce a non-integer value of N.K.

WM8310 датащи(PDF) 49 Page - Wolfson Microelectronics plc