поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8224 датащи(PDF) 23 Page - Wolfson Microelectronics plc

номер детали WM8224
подробное описание детали  60MSPS 3-Channel AFE with Multiple Device Operation and Programmable Automatic Black Level Calibration
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8224 датащи(HTML) 23 Page - Wolfson Microelectronics plc

Back Button WM8224 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 27Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 50 page
background image
WM8224
Production Data
w
PD, Rev 4.1, June 2012
23
Figure 19 ADC Input Black Level Adjust Settings
OVERALL SIGNAL FLOW SUMMARY
Figure 20 represents the processing of the video signal through the WM8224.
VRESET
VVRLC
V3
CDS = 1
CDS = 0
CDACPD=1
250mV*(DAC[7:0]-127.5)/127.5
analo
g
-
X
++
See parametrics for
DAC voltages.
OP pins
D1
digita
l
ADC BLOCK
PGA
BLOCK
OFFSET DAC
BLOCK
INPUT
SAMPLING
BLOCK
D2
CDS, CDACPD,CDAC[3:0], DAC[7:0],
PGA[8:0], PGAFS[1:0] and INVOP are set
by programming internal control registers.
CDS=1 for CDS, 0 for non-CDS
VIN is RINP or GINP or BINP
VRESET is VIN sampled during reset clamp
VRLC is voltage applied to VRLC/VBIAS pin
VIN
x (65535/VFS)
+0
if PGAFS[1:0]=11
+65535 if PGAFS[1:0]=10
+32768 if PGAFS[1:0]=0x
PGA gain
A= 0.66+PGA[8:0]x7.34/511
OUTPUT
INVERT
BLOCK
D2 = D1 if INVOP = 0
D2 = 65535-D1 if INVOP = 1
Offset
DAC
RLC
DAC
+
V2
V1
CDACPD=0
Figure 20 Overall Signal Flow
The INPUT SAMPLING BLOCK produces an effective input voltage V1. For CDS, this is the
difference between the input video level VIN and the input reset level VRESET. For non-CDS this is the
difference between the input video level VIN and the voltage on the VRLC/VBIAS pin, VVRLC, optionally
set via the RLC DAC.
The OFFSET DAC BLOCK then adds the amount of fine offset adjustment required to move the
black level of the input signal towards 0V, producing V2.
The PGA BLOCK then amplifies the white level of the input signal to maximise the ADC range,
outputting voltage V3.
The ADC BLOCK then converts the analogue signal, V3, to a 16-bit unsigned digital output, D1.
The digital output is then inverted, if required, through the OUTPUT INVERT BLOCK to produce D2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com