поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

WM8224 датащи(PDF) 8 Page - Wolfson Microelectronics plc

номер детали WM8224
подробное описание детали  60MSPS 3-Channel AFE with Multiple Device Operation and Programmable Automatic Black Level Calibration
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8224 датащи(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM8224 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8224 Datasheet HTML 12Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 50 page
background image
WM8224
Production Data
w
PD, Rev 4.1, June 2012
8
Test Conditions
AVDD = DVDD = 3.3V, AGND = DGND = 0V, TA = 25C, MCLK = 60MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Zero-scale transition error
Gain = 0dB;
PGA[8:0] = 18(hex)
20
mV
Differential non-linearity
DNL
10-bit
0.5
LSB
Integral non-linearity (pk-pk/2)
INL
10-bit
7
LSB
Channel to channel gain matching
2.5
%
Output noise
Unity Gain 10-bit
(Unused channels grounded)
0.5
LSB rms
Programmable Gain Amplifier
Resolution
9
bits
Gain
]
:
[
PGA
*
.
.
0
8
511
34
7
66
0
V/V
Max gain, each channel
GMAX
7.7
V/V
Min gain, each channel
GMIN
0.65
V/V
Analogue to Digital Converter
Resolution
10
bits
Speed
60
MSPS
Full-scale input range
(2*(VRT-VRB))
LOWREFS=0
2
V
LOWREFS=1
1.2
V
Notes:
1.
Full-scale input voltage denotes the differential input signal amplitude (VIN-VRLC in non-CDS mode, VIN-RESET
level in CDS mode) that can be gained to match the ADC full-scale input range.
2.
Input signal limits are the limits within which each input voltage and VRLC reference must lie.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com