| поискавой системы для электроныых деталей |
|
TAS5721 датащи(PDF) 38 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5721 датащи(HTML) 38 Page - Texas Instruments |
|
38 / 71 page ![]() TAS5721 SLOS739 – JULY 2012 www.ti.com OSCILLATOR TRIM REGISTER (0x1B) The TAS5721 PWM processor contains an internal oscillator to support autodetect of I2S clock rates. This reduces system cost because an external reference is not required. TI recommends a reference resistor value of that shown in the Typical Application Circuit Diagrams. The circuit that uses this resistor should be calibrated or trimmed after each time the device is reset. Writing 0x00 to register 0x1B enables the trim that was programmed at the factory. It is important to note that after writing the value 0x00 to the trim register, the register will repor the value 0xC0, to indicate the trim process is complete. Table 14. Oscillator Trim Register (0x1B) D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 1 – – – – – – – Reserved (1) – 0 – – – – – – Oscillator trim not done (read-only) (1) – 1 – – – – – – Oscillator trim done (read only) – – 0 0 0 0 – – Reserved (1) – – – – – – 0 – Select factory trim (Write a 0 to select factory trim; default is 1.) – – – – – – 1 – Factory trim disabled (1) – – – – – – – 0 Reserved (1) (1) Default values are in bold. BKND_ERR REGISTER (0x1C) When a backend error signal is received from the internal power stage, the power stage is reset stopping all PWM activity. Subsequently, the modulator waits approximately for the time listed in Table 15 before attempting to restart the power stage. Table 15. BKND_ERR Register (0x1C)(1) D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 0 0 0 0 0 0 0 X Reserved – – – – 0 0 1 0 Set back-end reset period to 299 ms (2) – – – – 0 0 1 1 Set back-end reset period to 449 ms – – – – 0 1 0 0 Set back-end reset period to 598 ms – – – – 0 1 0 1 Set back-end reset period to 748 ms – – – – 0 1 1 0 Set back-end reset period to 898 ms – – – – 0 1 1 1 Set back-end reset period to 1047 ms – – – – 1 0 0 0 Set back-end reset period to 1197 ms – – – – 1 0 0 1 Set back-end reset period to 1346 ms – – – – 1 0 1 X Set back-end reset period to 1496 ms – – – – 1 1 X X (1) This register can be written only with a non-reserved value. Also this register can be only be written once after the device is reset. If a different value is desired, the device must be reset before changing 0x1C again. (2) Default values are in bold. 38 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Links: TAS5721 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |