поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SL74HC597D датащи(PDF) 4 Page - System Logic Semiconductor

номер детали SL74HC597D
подробное описание детали  8-Bit Serial or Parallel-Input/ Serial-Output Shift Register with Input Latch(High-Performance Silicon-Gate CMOS)
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SLS [System Logic Semiconductor]
домашняя страница  http://www.slsemicon.co.kr/e_index.htm
Logo SLS - System Logic Semiconductor

SL74HC597D датащи(HTML) 4 Page - System Logic Semiconductor

  SL74HC597D Datasheet HTML 1Page - System Logic Semiconductor SL74HC597D Datasheet HTML 2Page - System Logic Semiconductor SL74HC597D Datasheet HTML 3Page - System Logic Semiconductor SL74HC597D Datasheet HTML 4Page - System Logic Semiconductor SL74HC597D Datasheet HTML 5Page - System Logic Semiconductor SL74HC597D Datasheet HTML 6Page - System Logic Semiconductor SL74HC597D Datasheet HTML 7Page - System Logic Semiconductor SL74HC597D Datasheet HTML 8Page - System Logic Semiconductor SL74HC597D Datasheet HTML 9Page - System Logic Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
SL74HC597
System Logic
Semiconductor
SLS
AC ELECTRICAL CHARACTERISTICS(C
L=50pF,Input t r=tf=6.0 ns)
VCC
Guaranteed Limit
Symbol
Parameter
V
25
°C to
-55
°C
≤85°C
≤125°C
Unit
fmax
Minimum Clock Frequency (50% Duty Cycle)
(Figures 2 and 8)
2.0
4.5
6.0
6.0
30
35
4.8
24
28
4.0
20
24
MHz
tPLH, tPHL
Maximum Propagation Delay, Latch Clock to QH
(Figures 1 and 8)
2.0
4.5
6.0
210
42
36
265
53
45
315
63
54
ns
tPLH, tPHL
Maximum Propagation Delay , Shift Clock to QH
(Figures 2 and 8)
2.0
4.5
6.0
175
35
30
220
44
37
265
53
45
ns
tPHL
Maximum Propagation Delay , Reset to QH
(Figures 3 and 8)
2.0
4.5
6.0
175
35
30
220
44
37
265
53
45
ns
tPLH, tPHL
Maximum Propagation Delay, Serial Shift/
Parallel Load to QH (Figures 4 and 8)
2.0
4.5
6.0
175
35
30
220
44
37
265
53
45
ns
tTLH, tTHL
Maximum Output Transition Time, Any Output
(Figures 1 and 8)
2.0
4.5
6.0
75
15
13
95
19
16
110
22
19
ns
CIN
Maximum Input Capacitance
-
10
10
10
pF
Power Dissipation Capacitance (Per Package)
Typical @25
°C,V
CC=5.0 V
CPD
Used to determine the no-load dynamic power
consumption:
PD=CPDVCC
2f+I
CCVCC
50
pF



Html Pages

1 2 3 4 5 6 7 8 9


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com