поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADP1048ARQZ-R7 датащи(PDF) 14 Page - Analog Devices

номер детали ADP1048ARQZ-R7
подробное описание детали  Digital Power Factor Correction Controller
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADP1048ARQZ-R7 датащи(HTML) 14 Page - Analog Devices

Back Button ADP1048ARQZ-R7 Datasheet HTML 10Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 11Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 12Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 13Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 14Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 15Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 16Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 17Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 84 page
background image
ADP1047/ADP1048
Data Sheet
Rev. 0 | Page 14 of 84
CURRENT BALANCING (IBAL PIN, ADP1048 ONLY)
The ADP1048 has a dedicated circuit to maintain current balance
in each interleaved phase when operating in interleaved PFC
topology. This ensures that each interleaved phase provides equal
power regardless of the tolerance of the inductor and the boost
switch driving circuitry.
The input is through the IBAL pin specifically provided for the
ADP1048. The current balancing circuit monitors the current
flowing in both switches of the interleaved PFC topology and
stores this information. It compensates the PWM signals,
ensuring equal current flow to balance the current between
interleaved phases. Several switching cycles are required for
the circuit to operate effectively. The current balance settings
are programmed in Register 0xFE43 and Register 0xFE95.
IBAL
PWM
PWM2
PGND
ADP1048
0° TO 180°
180° TO 360°
OUTPUT OF PFC
CURRENT LOOP
+
ADC
ADC
PWM
K
Figure 10. Current Balancing (IBAL) for the ADP1048
VOLTAGE SENSE
Voltage sensing is used for the control, protection, and monitor-
ing of the PFC stage. Input and output voltages are sensed using
dedicated ADCs and references (see Figure 11).
ADP1047/ADP1048
VAC
PGND
VFB
VOUT
VREC
ADC
11-BIT
+ –
ADC
11-BIT
+ –
+ –
DAC
7-BIT
OVP
OLP
OVP
Figure 11. Typical Voltage Sense Configuration
The voltage sense can be calibrated digitally to remove any
errors due to external components (see the Output Voltage
(VFB) Calibration and Trim section). This calibration can
be performed in the production environment; the settings
are saved in the EEPROM of the ADP1047/ADP1048.
Input Voltage Sensing (VAC Pin)
The VAC pin is used for the monitoring and protection of the
rectified power supply input voltage. The sense point on the
power rail requires an external resistor divider to bring the signal
within the operating input range of the ADC (0 V to 1.6 V).
This scaled-down signal is fed into a high speed Σ-Δ ADC.
The output of the Σ-Δ ADC goes to the digital filter and is used
for the following purposes:
The output is decimated at the switching frequency for the
control loop. The effective number of bits (ENOB) is >7
when the current loop bandwidth is 10 kHz; the ENOB
is >10 when the current loop bandwidth is 1 kHz.
The 11-bit result is calculated and updated at each half line
cycle for high accuracy input voltage and power monitoring.
Output Voltage Sensing (VFB Pin)
The VFB pin is used for the control, monitoring, and protection
of the output voltage. This voltage is the main feedback loop for
the power supply control loop. The sense point on the power rail
requires an external resistor divider to bring the signal within the
operating input range of the ADC (0 V to 1.6 V). This scaled-
down signal is fed into a high speed Σ-Δ ADC.
The output of the Σ-Δ ADC goes to the digital filter and is used
for the following purposes:
The 11-bit result is used at each half line cycle for the
normal control loop to control the value of the output
voltage.
The 10-bit, 1.5 kHz update rate is used for the fast voltage
control loop to control the value of the output voltage
during large transients.
To reduce the current distortion from the output voltage feed-
back, a prefilter is implemented before the voltage loop filter.
The prefilter detects the zero-crossing point of the input voltage
to identify the half input line cycle. The prefilter then performs
an averaging function for the sampled VFB signal during this
half line cycle. In this way, the fundamental frequency of the
output bulk voltage ripple and its harmonics are significantly
attenuated.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com