ADL5336ACPZ-R7 datasheet(29/32 Pages) AD

29 / 32 page

Data Sheet

ADL5336

Rev. B | Page 29 of 32

Components

Function

Default Conditions

U2, U3, U4, P1

Cypress microcontroller, EEPROM and LDO

U2 = MICROCHIP MICRO24LC64

U3 = Analog Devices, Inc., ADP3334ACPZ

U4 = Cypress Semiconductor

CY7C68013A-56LTXC

P1 = Mini USB Connector

C35, C36, C40, C41, C42,

C44, C46

3.3 V supply decoupling; several capacitors are used for

decoupling on the 3.3 V supply

C35, C36, C40, C41, C42, C44, C46 =

0.1 µF (0402)

C37, C45, C38, C39, C48,

C49, R59, R60, R61, R62,

R64, CR2

Cypress and EEPROM components

C38, C48 = 10 pF (0402)

C37, C39, C45, C49 = 0.1 µF (0402)

R59, R60, R61 = 2 kΩ (0402)

R62, R64 = 100 kΩ (0402)

CR2 = ROHM SML-21OMTT86

C47, C50, C52, R65, R69,

R70, CR1

LDO components

C47, C52 = 1 µF (0402)

C50 = 1000 pF (0402)

R65 = 2 kΩ (0402)

R69 = 78.7 kΩ (0402)

R70 = 140 kΩ (0402)

CR1 = ROHM SML-21OMTT86

Y1, C51, C54

Crystal oscillator and components. 24 MHz crystal oscillator

Y1 = NDK NX3225SA-24MHz

C51, C54 = 22 pF (0402)

EVALUATION BOARD CONTROL SOFTWARE

The ADL5336 evaluation board is controlled through the parallel

port on a PC. The parallel port is programmed via the ADL5336

evaluation software. This software controls the following:

•

The setpoints of VGA1 and VGA2

•

The maximum gains of VGA1 and VGA2

•

The input control switch of VGA2

For information about the register map, see Table 5, Table 6,

Table 7, and Table 8. For information about SPI port timing and

control, see Figure 2 and Figure 3.

After the software is downloaded and installed, start the basic user

interface to program the maximum gains, setpoints, and the input

of VGA2, see Figure 74.

To program the setpoints of each VGA, click on the respective pull-

down menu of the desired VGA under RMS Out (mVrms/dBV),

select the desired setpoint, and click Write Bits.

To program the maximum gain of each VGA, click on the respective

pull-down menu of the desired VGA under the VGA 1 Max

Gain (dB)/VGA 2 Max Gain (dB), select the desired maximum

gain, and click Write Bits.

When the user clicks Write Bits, a write operation executes,

immediately followed by a read operation. The updated

information is displayed in the VGA1 Current State and VGA2

Current State fields. The gain displayed does not represent the

analog VGA gain, only the digital maximum gain.

On VGA2, the user can switch to either Input A or Input B by

selecting the slider switch, VGA 2 Switch.

Because the speed of the parallel port varies from PC to PC, the

Clock Stretch function can be used to change the effective frequency

of the CLK line. The CLK line has a scalar range from 1 to 10;

10 is the fastest speed, and 1 is the slowest.

Figure 74. ADL5336 Software Screen Capture

ADL5336ACPZ-R7 датащи(PDF) 29 Page - Analog Devices

ADL5336ACPZ-R7 датащи(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL