| поискавой системы для электроныых деталей |
|
PCF8593T датащи(PDF) 16 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8593T датащи(HTML) 16 Page - NXP Semiconductors |
|
16 / 35 page ![]() PCF8593 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 04 — 6 October 2010 16 of 35 NXP Semiconductors PCF8593 Low power clock and calendar 8.2 I2C-bus protocol 8.2.1 Addressing Before any data is transmitted on the I2C-bus, the device which must respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure. The clock and calendar acts as a slave receiver or slave transmitter. The clock signal SCL is only an input signal but the data signal SDA is a bidirectional line. The clock and calendar slave address is shown in Table 5. 8.2.2 Clock and calendar READ or WRITE cycles The I2C-bus configuration for the different PCF8593 READ and WRITE cycles is shown in Figure 18, Figure 19 and Figure 20. Table 5. I2C slave address byte Slave address Bit 7 6 5 4 3 2 1 0 MSB LSB 10 10 00 1R/W Fig 18. Master transmits to slave receiver (WRITE mode) S 0A SLAVE ADDRESS REGISTER ADDRESS A A DATA P acknowledgement from slave acknowledgement from slave acknowledgement from slave R/W auto increment memory register address 013aaa346 n bytes |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |